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Abstract
The aim of this work is to explore the potential of GaN Schottky diodes for high fre-
quency signal generation and control, with emphasis on their power handling capability.
GaN Schottky diodes are expected to provide superior power handling capability due
to the wide band-gap of GaN. Theoretical analysis has been performed analytically and
numerically. Devices have been fabricated and their performance has been evaluated
experimentally. Demonstration of monolithic integrated circuits utilizing the realized
devices was also made.
The diode figure of merits e.g. Cj0, Rs, Vbr, have been considered with respect to power
handling and harmonic generation to permit evaluation of the diode design requirements
for satisfying specific circuit needs. Numerical simulation allowed the prediction of
device performance for specific geometry and material properties. Simulation results
have shown that GaN Schottky diodes have a power handling capability at least 2 times
higher than their GaAs counterparts, while maintaining acceptable losses.
Several fabrication technology approaches have been studied and implemented for real-
izing GaN-based Schottky diodes. Their key steps include dry etching, metal contacts,
as well as interconnects. The surface treatment before metal deposition necessary for
good quality Schottky contacts has been thoroughly studied. Three means of intercon-
nect methods were demonstrated for on-wafer tests. They allowed rapid evaluation of
the electrical characteristics of the diodes and set up the basis for the development of
monolithic integrated circuits.
High frequency small-signal measurements have been performed for the GaN Schot-
tky diodes. The obtained S-parameters were used to extract equivalent circuit models.
A parameter extraction procedure was established to de-embed the pad parasitics, and
obtaining information about their intrinsic elements permitting in this way diode opti-
mization.
The large-signal characteristics of the fabricated diodes were measured on-wafer using a
large-signal network analyzer. This novel characterization method provided immediate
information about diode features such as power handling, loss etc. The time-domain
waveforms of the diodes were obtained under various operating conditions allowing a
better insight into the diode operation.
Large-signal models of the diodes have been obtained by considering the extracted small-
signal equivalent circuit characteristics and the large-signal measurement results. GaN-
based circuits using diodes have been studied. They include a frequency doubler and
an analog phase shifter. Consideration of their large-signal characteristics was possible
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using the extracted diode large-signal models. Doublers made with this technology are
expected to provide an output power of 10 dBm at 94 GHz. MMIC phase shifters were
designed, fabricated and characterized. They showed a phase tuning (∆φ) of 45◦ and 6-7
dB insertion loss in the 32-38 GHz range.
Kurzfassung
Das Ziel dieser Arbeit ist es, das Potenzial der GaN-Schottky-Dioden zur Hochfrequenz-
Signalerzeugung und -Steuerung zu untersuchen, mit Schwerpunkt auf ihrem Leistungs-
vermögen. Für GaN-Schottky-Dioden werden überlegene Leistungsvermögen aufgrund
der großen Bandlücke von GaN erwartet. Es wurden theoretische Untersuchungen ana-
lytisch und numerisch durchgeführt. Mehrere Bauelemente wurden hergestellt und ihre
Leistung experimentell bewertet. Weiterhin wurden monolithisch integrierte Schaltun-
gen mit diesen hergestellten Bauelementen demonstriert.
Die Diodengütefaktoren wie z. B. Cj0, Rs, Vbr, wurden hinsichtlich Leistungsvermö-
gen und Oberwellenerzeugung untersucht, um die Design-Anforderungen der Dioden
für spezielle Schaltungen bewerten zu können. Die numerische Simulation erlaubte
die Vorhersage der Bauelementleistung für spezifische Geometrien und Materialeigen-
schaften. Die Simulationsergebnisse haben gezeigt, dass GaN-Schottky-Dioden ein Leis-
tungsvermögen von mindestens 2 mal höher als GaAs-basierte Dioden aufweisen, wäh-
rend sie die akzeptablen Verluste beibehalten.
Mehrere Fertigungstechnologieschritte wurden untersucht und zur Realisierung der GaN-
basierten Schottky-Dioden eingesetzt. Die wichtigsten Schritte sind das Trockenätzen,
die Herstellung von Metallkontakten sowie die Verbindungstechniken. Die Oberflächen-
behandlung vor der Metallabscheidung, notwendig für qualitativ hochwertige Schottky-
Kontakte, wurde detailliert untersucht. Weiterhin wurden drei Verbindungstechniken
geeignet für On-Wafer-Tests entwickelt. Sie erlauben eine schnelle Auswertung der elek-
trischen Diodeneigenschaften und legen die Basis für die Entwicklung von monolithisch
integrierten Schaltungen.
Mehrere Hochfrequenz-Kleinsignalmessungen wurden für die GaN-Schottky-Dioden
durchgeführt. Die gemessenen S-Parameter wurden verwendet, um Ersatzschaltbilder zu
extrahieren. Ein Parameter-Extraktionsverfahren wurde eingesetzt, um die parasitären
Effekte der Kontaktpads zu entfernen und Informationen über ihre intrinsischen Kompo-
nenten zu erhalten. Auf diese Weise soll die Diodenoptimierung ermöglicht werden.
Die Großsignalcharakteristiken der hergestellten Dioden wurden mit einem Großsignal-
Netzwerkanalysator On-Wafer gemessen. Diese neue Charakterisierungsmethode stellt
direkt Informationen über die Diodenmerkmale wie Leistungsvermögen, Verlust usw.
zur Verfügung. Die Zeitbereichsuntersuchungen der Dioden bei verschiedenen Betriebs-
bedingungen gaben ein besseres Verständnis zum Diodenbetrieb.
Die Großsignal-Modelle der Dioden erhielt man unter Berücksichtigung des extrahierten
Kleinsignal-Ersatzschaltbildes und der Großsignal-Messungen. Anschließend wurden
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GaN-basierte Schaltungen mit diesen Schottky-Dioden untersucht. Diese waren na-
mentlich ein Frequenzverdoppler und ein analoger Phasenschieber. Die Bestimmung
ihrer Großsignal-Eigenschaften war unter Verwendung der extrahierten Großsignalmod-
elle der Diode möglich. Für den mit dieser Technologie gebauten Verdoppler wird eine
Ausgangsleistung von 10 dBm bei 94 GHz erwartet. Zum Schluss wurden MMIC-
Phasenschieber entworfen, hergestellt und charakterisiert. Sie zeigten eine Phasenschie-
-bung (∆φ) von 45◦ und 6-7 dB Einfügungsdämpfung zwischen 32 und 38 GHz.
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1 Introduction
1.1 From Microwave to THz: Applications and Signal Sources
1.1.1 Microwave to THz Applications
The work presented in this thesis addresses semiconductor devices that find applications
at frequencies ranging from microwaves to THz. The signal generation and control re-
ported here using III-Nitride Schottky diodes is explored at frequencies varying from
microwaves to millimeter waves but have the potential for THz applications. This sec-
tion will discuss some of the key features of THz frequencies that are often reached by
frequency multiplication based on diodes. Diodes based on GaN such as those explored
in this thesis have the potential of delivering higher amount of power at very high fre-
quencies than traditionally used components.
Terahertz (THz) designates frequencies that correspond to 1012 Hz. This term has also
been used widely in referring to electro-magnetic waves in the frequency range from 0.1
THz to 10 THz, which corresponds to a wavelength from 3 mm to 30 µm, an approximate
photon energy from 0.41 to 41 meV and an equivalent black body temperature from 4.8
to 480 K. The THz specific wave features, as well as, their application areas have been
revealed with the deepening of research in recent decades, and the lack of the signal
sources at these frequencies.
The changing of the universe, including star formation, galaxy evolution and the forma-
tion of planetary systems, happens with energy radiation in THz spectrum. It’s therefore
no wonder why THz detectors are of such a great interest to astronomers. As ambient
background on Earth is well above the universe radiation, space-borne observation is the
best choice, like the recently launched Herschel by European Space Agency and VES-
PER by NASA[1]. For ground based astrophysics, the location of equipment has to be at
high altitudes and dry atmosphere environment. A good example of them is the Atacama
Large Millimeter Array (ALMA), which is expected to work up to 1.5 THz[2].
Planetary scientists also employ THz waves to monitor the abundances, distributions, and
reaction rates of species involved in ozone destruction, global warming, total radiation
balance, and pollution through the feature THz spectrums of water, oxygen, chlorine and
nitrogen compounds, etc.
Due to the atmospheric opacity, the applications of THz wave in communications and
radars are much limited. However, this is considered as an advantage for realizing secure
communication in short distance.
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The availability of high frequency signals allows high bandwidth for data transmission.
It has been demonstrated that a data transfer rate of 10 Gbit/s can be achieved using
signal sources at 0.2 THz [3].
THz waves have much lower energy than X-rays. This feature makes them suitable for
medical imaging and DNA studying, since the bio-tissue will not be damaged by T-ray.
THz waves can easily penetrate cloths, plastic, leather, ceramic materials, etc. This
feature can be utilized for homeland security or industry scatheless examination, like
detecting concealed weapons or contraband from a safe standoff distance.
THz applications are not limited to the ones discussed above. All the applications except
passive detection require local oscillators (LO), which remain the focus of study due to
the difficulty in obtaining THz sources with adequate power, frequency agility and spec-
tral purity. It is the purpose of this study to address the possibility of signal generation at
high frequencies with adequate power levels.
1.1.2 THz Signal Sources
Motivated by the demands of THz sources, several technologies are being developed to
generate THz signals. These technologies can be classified into 3 categories, Vacuum
Electronic Devices (VEDs for short, including backward-wave oscillators, klystrons,
grating-vacuum devices, traveling-wave tubes, and gyrotrons), solid state devices (in-
cluding Gunn diodes, resonant tunneling diodes, harmonic frequency multipliers, tran-
sistors, and monolithic microwave integrated circuit), and photonic (including quantum
cascade lasers, and a variety of optoelectronic RF generators). A comprehensive review
of the state-of-the-art of all the available technologies can be found in [4, 5]. A compari-
son of the mainstream technologies is listed in Table.1.1. Fig.1.1 shows the output power
and operation frequency range of the available technologies.
Figure 1.1: The state-of-the-art available power of THz source[4, 6].©2011 IEEE
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Source
Type
Advantages Drawbacks Recent Progress
Vacuum
Electronic
Devices
High output power; bulky; high
voltage operation;
filament stability
and lifetime
compact source
with
micromachining
technologies;
novel anode
materials
Quantum
cascade
lasers
Choice for frequency
above 2-3 THz
need cryogenic
cooling;
frequency
stability; limited
bandwidth;
limited lifetime
Better frequency
control; Tunable
cavities;
improved
coupling
efficiency
Photonic
generation
(LTG-
GaAs,
UTC-
diodes,
etc.)
Wide frequency
bandwidth; high
stability; Optical signal
can be transmitted by
optical fiber over long
distance
Lower output
power than
multipliers
Structure
optimization for
higher output
power
Frequency
multiplier
Room temperature
operation; Adequate
output power; Adequate
bandwidth; compact,
lightweight
Limited
maximum
frequency
Frequency has
been extended to
2.7 THz
Table 1.1: Comparison of THz sources
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The vacuum electronic devices are in general bulky, though the studies on compact VED
design are ongoing[7]. They are capable of providing high output power but the required
input voltages are also high. The filament degradation makes the stability and lifetime
questionable.
Quantum cascade lasers have been a promising choice for frequencies above 2 THz, but
they have more recently been considered to be more appropriate above 3 THz after the
demonstration of multiplier chains operating at 2.7 THz [8].
Photonic generation methods utilize photomixers like low-temperature-grown GaAs and
Uni-Travelling-Carrier (UTC) photodiodes to downconvert optical signals to the THz
range. Currently the available power of these sources is lower than generated by mul-
tipliers. An important application would be high-resolution and -precision molecular
spectroscopy [9]. Signal transition by optical fibers makes such sources suitable for dis-
tributing signals to remote antennas [10].
The limiting factors for solid state devices are either frequency or output power, or both.
Frequency multipliers are an exception. Their adequate output power at extended oper-
ation frequency and maturity of the technology used for them makes them being widely
used. They are especially used in most space projects due to the lightweight proper-
ties. An excellent review on THz instruments used in space missions can be found in
[1]. As one example, Herschel-HIFI launched in 2009 utilizes planar Schottky diodes
based multiplier chain as local oscillator to drive hot electron bolometer (HEB) mixer in
both 1.6-1.7 THz and 1.7-1.9 THz bands. The realized power are 100 µW and 30 µW
respectively, well beyond the required 2 µW [11].
1.1.3 Frequency Multipliers
The development of frequency multipliers can be backdated to 1950s. Millimeter-wave
multipliers arose in the 1980s, where whisker contacted discrete diodes were the choice.
In the 1990s, the planar Schottky diodes were developed to replace unreliable whisker
contacted diodes. Efforts were made to replace hybrid mounting of diodes on quartz
substrate by MMIC like chips in the past decade. GaAs has been the material of choice
over several decades. In recent years, the development of frequency multipliers has been
greatly enhanced by advanced design tools and fabrication technology. A review of
frequency multipliers performance demonstrated in recent years can be found in [4]. A
good review for the frequency multipliers developed before 2002 can be found in [12].
To the author’s knowledge, the highest frequency of frequency multiplier achieved so far
is 2.7 THz [8]. This is realized by a tripler from 840-900 GHz with input power around
1 mW, and a maximum output power of 18 µW obtained at 2.58 THz. Based on the
above presented reviews, the state of the art room temperature output power of Schottky
multipliers can be considered being 1 mW at 1 THz, above 10 mW at 300-500 GHz and
above 100 mW at 100 GHz. This is shown in Fig.1.1.
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Both the frequency and output power increase demonstrated during the last decade are
based on technological advances. Integration of diodes and matching circuits on the same
substrate allows better controlling of the device parasitics and circuit optimizition[4, 13];
Computer numerical control milling machines are employed for waveguide block ma-
chining with micrometer precision [14]; Full 3-D electro-magnetic software and non-
linear circuits simulators are commercially available, which eases the co-simulation of
the nonlinear diodes and linear matching circuits. Besides, one of the driving forces is
to enhance the power handling capability of GaAs Schottky diodes and multipliers built
with them, which are limited by their relatively low breakdown voltage.
Following the demonstration of single diode multipliers with maximum power, it is nat-
ural to seek solutions for higher power using several diodes connected in series. By con-
necting n identical diodes in series one obtains a breakdown voltage n times higher than
for a single diode. The utilization of 2, 4 even 6 diodes in series has been demonstrated.
However, the maximum number of diodes is limited by the waveguide dimensions [15].
Besides, the thermal dissipation problem becomes more serious as the diode number in-
creases. Electro-thermal models have to be employed for design optimization[16]. Sub-
strates with high thermal conductivity like diamond also provide a good solution [17].
The recently developed power combining multipliers is another option. The utilization
of power combination techniques assures adequate input pump power level for the afore-
mentioned 2.7 THz tripler. Furthermore, all the first stages of the multiplier chain rely on
power combination techniques; an output of∼500 mW at W-band was provided by com-
bining four GaAs power amplifier chips ,∼40 mW by quad-chip power combined tripler
at 300 GHz and ∼1 mW by double-chip power combined tripler at 900 GHz [18, 19].
The required rigorous design and assembling, characteristic of all the above solutions
can not overcome the GaAs breakdown limitation due to its intrinsic material properties.
A wide bandgap material like GaN with high breakdown voltage is thus a suitable can-
didate. Theoretical studies indicate that eight GaAs diodes are required for a 200 GHz
doubler with input power of 150 mW, while one GaN diode with similar anode area is
capable of handling this input power [20], i.e. the power handling capability of a GaN
Schottky diode is almost one order higher than its GaAs counterpart. Diodes of this type
have been the component on which this thesis has focused.
1.2 Properties of Nitride Materials
III-Nitrides have the crystal structures of wurtzite, zincblende and rocksalt. The thermo-
dynamically stable structure is wurtzite, as illustrated in Fig.1.2. A Ga-face is shown here
since it is the case for MOCVD grown GaN epitaxial films on c-plane sapphire, which
are studied in this work exclusively. The wurtzite structure has a hexagonal unit cell and
thus two lattice constants c and a, with values of 5.185 Å and 3.189 Å respectively. The
properties of GaN are listed in Table.1.2 together with those of GaAs for comparison.
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Figure 1.2: wurtzite GaN crystal structure with Ga-face [21]
GaN GaAs
Density (g/cm3) 6.15 5.32
Dielectric constant 8.9 12.9
Bandgap (eV) 3.39 1.424
Effective mass 0.2 m0 0.063 m0
Electron mobility (cm2 V−1 s−1) 1000 8000
saturation velocity (cm/s) 2.5× 107 1× 107
peak velocity (cm/s) 3.1× 107 2× 107
peak velocity field (kV/cm) 150 3.5
breakdown field (MV/cm) >5 0.4
Thermal conductivity (W cm−1 K−1) >2.3 0.55
Table 1.2: GaN and GaAs material properties [22, 23]
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GaN is considered to be a wide-bandgap material due to its large bandgap of 3.4 eV,
which is greater than that of Si (1.12 eV) and GaAs (1.42 eV). Benefiting from the larger
bandgap, the breakdown electric field of GaN is larger than 5 MV/cm. The intrinsic
carrier concentration at room temperature is 2.8× 10−10 cm−3 for GaN [23], compared
to 1× 1010 cm−3 for Si and 2.1× 106 cm−3 for GaAs and increases with temperature.
The low intrinsic carrier concentration of GaN allows its use under very high ambient or
junction temperature, without being affected by thermally generated carriers. Both the
high breakdown field and low intrinsic carrier concentration are crucial attributes for the
enhancement of power handling capability of GaN Schottky diodes.
A high electron drift velocity is favorable for frequency multiplier application. The elec-
tron velocity versus electric field is shown in Fig.1.3. Due to the multi-valley band
structure of GaAs, its electron velocity is high at relatively low fields but reduces at val-
ues beyond the critical field. This has found to be the reason for lower multiplication
efficiency, since current saturation lead in increased equivalent series resistance [24].
However, this is not an issue for GaN. The electron drift velocity is even higher than
GaAs if the pump power is high enough to provide an electric field over 12 kV/cm.
0 1 x 1 0 4 2 x 1 0 4 3 x 1 0 4 4 x 1 0 4 2 x 1 0 5 3 x 1 0 5
0 . 0
5 . 0 x 1 0 6
1 . 0 x 1 0 7
1 . 5 x 1 0 7
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G a A s  
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ctro
n V
elo
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E l e c t r i c  F i e l d ( V / c m )
G a N
Figure 1.3: electron velocity versus electric field
Thermal conductivity is another parameter of importance. A thermal conductivity of
2.3 W/cm ·K [25] has been reported for GaN, while as this value is 0.55 W/cm ·K
for GaAs. Thanks to the elevated thermal conductivity, the aforementioned electron-
thermal model may not be needed for GaN multiplier diodes/chip design, thus the design
procedure is simplified.
The superior properties of GaN have been utilized successfully to develop HEMTs for RF
power amplifier applications. The current gain cutoff frequency of GaN-based HEMTs
achieved so far is 370 GHz [26], and devices of this type have the potential of operating
up to 500 GHz. The RF output power of W-band GaN-based HEMTs has been reported
to be more than 1 W for a 600 µm gate width [27], resulting in a power density of 1.7
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W/mm. As a comparison, the output power density for a GaAs-based p-HEMT with the
same gate width is 0.28 W/mm [28]. By power combining, an output power of 3 W [29]
and 5 W has been reported[30] for GaN-based HEMTs.
W-band amplifiers are of interest for the work reported in this thesis since they are used
as first stage pump source for THz multiplier chains. GaAs or InP based Gunn diodes
have traditionally been the choice for this purpose, but fail to provide very high output
power. It has been estimated theoretically that an output power of 1400 kW/cm2 can be
obtained from GaN Gunn diodes as compared to 4.9 kW/cm2 from GaAs diodes [31].
Despite the numerous papers on theoretical studies of GaN Gunn diodes, experimental
studies are still in the beginning and only preliminary results are available [32] . One of
the remaining big challenges is the high dislocation density of epitaxial GaN, which may
limit the performance of GaN Schottky diodes.
1.3 Motivation, Challenges and Outline of the thesis
The superior material properties of Nitrides is a key motivation factor for exploring the
properties of multipliers based on them. However, the mobility of Nitrides is lower than
that of Arsenides and one may expect the operation frequency of Nitride-based devices
to be limited. This work is mainly motivated by the expectation of higher output power
by utilizing the previously discussed superior material properties.Obtaining such devices
requires considerable research. In this work, the fabrication technology for multiplier
diodes was first demonstrated with optical lithography. Dielectric bridges were used to
demonstrate first devices. Micron-size diodes were characterized to understand their
properties. The dielectric bridges were later replaced by air bridges, which allowed
higher cut-off frequency by decreasing the parasitic capacitances. Modeling of such
devices was performed and allowed the multiplier performance to be predicted. E-beam
lithography was employed for further studies to ease the realization of smaller anode
size. A technology based on E-beam lithography was also developed.
Due to the fact that multiplier diodes are working under large-signal excitation, their per-
formance can not be known until diodes of this type are used in well designed waveguide
circuits. Studies of this type involve considerable fabrication, mounting and packaging.
On-wafer large-signal characterization was thus explored in this thesis in order to provide
a quick feedback to the device studies.
The outline of this thesis is as follows. Chapter 2 reports the approaches used for analyz-
ing Schottky diodes using traditional analytical expressions, as well as modern TCAD
and EDA software. By implementing material parameters into the analysis , the prop-
erties of Schottky diodes based on GaN and GaAs material are compared. Chapter 3
presents the technologies developed in this work, using optical and E-beam lithography.
Device characteristics resulted from the foregoing technologies are included in Chapter
4. The characteristics of diodes fabricated using these technologies are reported in Chap-
ter 4. Chapter 5 provides information regarding on-wafer large-signal measurements.
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The device modeling presented in Chapter 6 is obtained by tuning the model parameter
to match the large-signal measurement characteristics and the multiplier performance is
then predicted with the improved model. A multiplier and a phase shifter circuit utilizing
the obtained diodes were designed and discussed in Chapter 6 together with the experi-
mental data obtained for the phase shifter. Chapter 7 concludes the studies and discusses
future work.

2 Theoretical Consideration of GaN Schottky Diode
Design
The basic operation principles of Schottky diodes as well as the design aspects of GaN
Schottky diodes are discussed in this chapter. Based on the basic current-voltage/charge-
voltage relationship, the frequency multiplication performance of ideal Schottky diodes
was evaluated analytically. Figures of merit like cut-off frequency (fc), maximum input
power (Pin_max) and conversion efficiency (η), were used. Taking the material proper-
ties of GaN into account, Schottky diodes were numerically analyzed by a commercial
semiconductor device simulator. This allowed physical device modeling. The advan-
tage of GaN over GaAs will be discussed and the design aspects of GaN based Schottky
multiplier diodes will also be addressed.
2.1 Basic theory of Schottky Multiplier Diode
To obtain a full picture of Schottky multiplier diodes, characteristics of various basic
aspects were considered. First, the Schottky contact theory will be briefly reviewed.
Based on the obtained nonlinear C-V relationship , the nonlinearity arising from it will
be analyzed to estimate the frequency doubler performance. The last section discusses
the impact of diode series resistance, which is the key factor determining device losses.
2.1.1 Schottky Contact
Schottky contact theory is most important for understanding the operation of Schottky
multiplier diodes. The performance of Schottky diodes relies on the quality of Schottky
contacts. The theory of Schottky contacts is described briefly here and will be applied to
the n-type semiconductors used in this study.
As shown in Fig.2.1, the initial state to consider is the one where the metal and semi-
conductor are separated. Vacuum energy E0 is a common reference for both metal and
semiconductor. The metal work-function Wm (E0-Efm) is the minimum energy required
for electron emission from metal to vacuum. Electron affinity χ is the minimum energy
required for a electron emission from semiconductor to vacuum, due to the fact that elec-
trons in a semiconductor occupy the bottom of the conduction band, which is located
higher than the Fermi-energy Efs.
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Figure 2.1: Band structure of Schottky contact formation
Ideally, Schottky contacts can be obtained at the metal-semiconductor interface when
a metal contacts a semiconductor . Since Efs is larger than Efm, electrons in a semi-
conductor flow into the metal leaving fixed ionized dopants behind. The whole system,
however, remains neutral. Efs is lowered after contact establishment. The rise of Efm
can be ignored since the metal side has an enormous electron density and equilibrium is
achieved when Efm=Efs. As a result, fixed ionized dopants remain in the near surface
of a semiconductor and the same amount of electrons accumulates in metal. The bands
are bent and an electric field (E-field) exists between the dopants and electrons, with
a direction from semiconductor(dopants) towards metal(electrons). Since the electron
concentration in semiconductor is much lower than in metal, the ionized dopants from
certain depth near the surface respond providing E-field lines. This region is referred to
as depletion region and its depth is the depletion depth. The potential difference between
semiconductor surface and body(over the depletion region) is the built-in potential:
qVbi = −(Wm −Ws) (2.1)
which is also the barrier faced by the electrons moving from semiconductor to metal.
Correspondingly, the barrier for the electrons moving from metal to semiconductor is
given by:
ΦB = Wm − qχ (2.2)
Assuming that the dopants are fully ionized, implies that the electron concentration can
be considered as ND if the semiconductor is uniformly doped with a concentration of
ND. If the electrons in the depletion region are completely depleted(this is known as the
depletion approximation), the depth of the depletion region is given by:
wD =
√
2εs
qND
(Vbi − V − VT ) (2.3)
where εs is the dielectric constant of the semiconductor, V the applied voltage. VT =
kT/q is a correction factor for built-in potential, caused by majority carrier distribution
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tails. k is Boltzmann constant, and T the temperature.
The space charge QSC in the depletion region and capacitance CD are given by
QSC = AsqNDwD = As
√
2εsqND(Vbi − V − VT ) (2.4)
CD ≡ As εs
wD
= As
√
εsqND
2(Vbi − V − VT ) (2.5)
The current flow through an ideal Schottky barrier is described by thermionic emission
theory, and the equation for it is:
I = Is[exp(
V
VT
)− 1] (2.6)
where Is denotes saturation current under reverse bias
Is = AsA
∗T 2exp(−ΦB
VT
) (2.7)
A∗ is Richardson constant, which is related to the effective electron mass of specific
semiconductor material.
I-V and C-V characteristics resulting from the equations above are shown in Fig.2.2(a)
and Fig.2.2(b).
I
V0
(a)
C
V0
(b)
Figure 2.2: I-V and C-V characteristics of an ideal Schottky contact
2.1.2 Nonlinearity and Harmonic Generation
A nonlinear element converts a sinusoidal input signal to a periodic output signal con-
taining high order harmonics. The I-V and C-V characteristics of Schottky diodes are
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both nonlinear and can be considered as a nonlinear resistor and nonlinear capacitor
respectively. Manley-Rowe equations [33] provide the fundamental limit of harmonic
generation by nonlinear elements. Consideration of power conservation implies that the
sum of power into and out of a nonlinear resistor is larger or equal to 0. The n2 coef-
ficient in the resulted Eq.2.8 [34] corresponds to severe loss at higher harmonic. It has
been shown that n-order harmonics generated by a nonlinear resistor have at best a power
of 1/n2 with respect to the pumping power , corresponding therefore to 1/4, 1/9 and 1/16
for 2nd order, 3rd order and 4th order harmonic generation respectively.
∞∑
n=0
n2Pn > 0 (2.8)
For a lossless nonlinear capacitor, the sum of all harmonic power is 0 simply because
of power conservation and the lossless device, as indicated in Eq.2.9. The absence of
n2 coefficient suggests that the generated high order harmonic has in principle the same
power as the pump signal. Based on the discussion above, one can conclude that the
nonlinear C-V characteristics of Schottky diodes are preferred than I-V characteristics
for harmonic generation.
∞∑
n=0
Pn = 0 (2.9)
The operation principle of harmonic generation from nonlinear capacitance is described
in Fig.2.3. Q-V curves are derived from Equation2.4, where the total amount charge Q
is modulated by the applied voltage. It can be written in form of power series of voltages
as follows:
Q(V (t)) = A0 + A1V (t) + A2V (t)
2 + A3V (t)
3 + · · · (2.10)
Since the current is the time derivative of charge, one obtains
I(t) =
dQ(t)
dt
= [A1 + 2A2V (t) + 3A3V (t)
2 + · · ·]dV (t)
dt
(2.11)
A n-order frequency multiplier is achieved by embedding the Schottky diode in a prop-
erly designed circuit, which should behave as filter or idler at the unwanted frequencies.
Frequency multiplication efficiency (η) is defined by the resulting n-order output sig-
nal power over the input fundamental signal power. The presence of a resistance is
inevitable in real Schottky diodes making the theoretical frequency multiplication effi-
ciency of 100% unachievable. Early research has related the efficiency η to the cut-off
frequency (fc) of a Schottky diode, where fc is given by
fc =
1
2piRsCj0
(2.12)
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Figure 2.3: Harmonic generation from nonlinear Q-V
In terms of obtaining efficient frequency multiplication, fc of the Schottky diode has to
be much higher than the operation frequency. Fig.2.4 shows the dependence of theo-
retical efficiency of frequency doublers [35] on the operation frequency over the cut-off
frequency. The efficiency is steadily decreasing as the operation frequency increases.
2.1.3 Nonlinearity of Ideal Schottky Diode
As already discussed, the harmonic generation relies mainly on the nonlinearity of the
device. In the case of Schottky diodes, the nonlinear junction capacitance is the main
source of the nonlinearity. Good understanding of the nonlinear behavior of junction
capacitance is essential for its application in harmonic generation. Formulas in close-
form have to be derived [36] showing the correlation between the doubler performance
(maximum input power, efficiency) and the nonlinear capacitance of varactor physical
parameters(elastance S = 1/C, barrier height eϕ and junction capacitance at 0 V Cj0).
These were obtained under certain conditions i.e. constant doping epitaxial layer, pres-
ence of only fundamental and second harmonics, diode being fully driven and losses
arising only from a constant Rs.
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Figure 2.4: The dependence of multiplication efficiency on f0/fc
For a Schottky diode with constant doping profile, the capacitance-voltage characteristics
can be adopted from equation.2.5 to
C =
1
S
=
Cj0√
1− v
ϕ
(2.13)
Where Cj0 is the junction capacitance at zero voltage and ϕ is Vbi − VT .
The elastance modulation factor was defined to be the coefficients when using the series
of all harmonic components in Eq.2.14 to describe the nonlinearity of elastance.
s = S0(1 +m1e
jωt +m1
∗e−jωt +m2ej2ωt +m2∗e−j2ωt + ...), (2.14)
By limiting the harmonics up to second order (ideal frequency doubler), the elastance
modulation factor for the fundamental and second harmonic can be derived with a self-
consistent method to be |m1| = 0.502 and |m2| = 0.166 respectively. The fully driven
assumption requires that the fundamental signal is sinusoidal with an amplitude of ϕ −
Vbias. The relation between Vbias and Sbias is given by
Vbias = ϕ− ϕ(C0Sbias)2(1 + 2|m1|2 + 2|m2|2) (2.15)
The power handled by such a nonlinear capacitance satisfying the above assumptions is
expressed by
Pc = 4ϕ
2Cj0(Cj0Sbias)
3ω|m1|2|m2| (2.16)
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where the Sbias represents the elastance at the chosen operation point. The bias voltage
and breakdown voltage play their role through Sbias. The resulted output power has ex-
actly the same expression due to Manley-Rowe energy relations, when no lossy elements
exist. For the case of constant Rs, the power loss of fundamental and second harmonic
are
{
Ploss1 = 4ϕ
2Cj0
2(Cj0Sbias)
2ω2|m1|2Rs
Ploss2 = 16ϕ
2Cj0
2(Cj0Sbias)
2ω2|m2|2Rs
(2.17)
Overall, the resulted input power, output power and conversion efficiency of a Schottky
diode under the above assumptions are

Pin = Pc + Ploss1 + Ploss2
Pout = Pc
η =
Pout
Pin
(2.18)
Having the above relationship unfolded, the performance of frequency doubling for a
diode with specific capacitance-voltage characteristics can be easily obtained. A diode
with barrier height (eϕ) of 0.85 eV, junction capacitance at zero volte (Cj0) of 50 fF,
series resistance (Rs) of 5 Ω was evaluated to represent the above relationship in an
intuitive manner. The capacitance-voltage characteristics are given in Fig.2.5 assuming
a breakdown voltage of 20 V. With this breakdown voltage of 20 V set, the maximum
bias voltage allowed is about -10 V. Using this diode as frequency doubler, the resulting
input and output power versus bias voltage are given in Fig.2.6.
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Figure 2.5: C-V characteristics of a diode with ϕ =0.85 V, Cj0=50 fF
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Figure 2.6: Doubler input and output power using the diode characteristics in Fig.2.5
As shown in the figure, the input power increased from 21 mW to 51 mW for a bias
voltage of -5 V and -10 V respectively. This requires the breakdown voltage to be -10 V
and - 20 V respectively. The resulted 2.5 times increase of power for a change of max-
imum bias voltage from -5 V to -10 V suggests a dependence Pc ∝ Vbr1.3. As expected
from Eq.2.15 and 2.16, the power that can be handled by such a diode is proportional
to the breakdown voltage to the power of 1.5, when (ϕ) is relatively small compared to
Vbias. Nevertheless, the power handling capability of a diode increases considerably with
breakdown voltage.
The output power Pout in Fig.2.6 poses the same trend as Pin. This can be explained by
the dissipation power Ploss ∝ Vbr as shown in Equation.2.17. However, this is not true in
practice since a larger Rs is the by-product of enhancing breakdown voltage, as will be
discussed later.
In the same manner, the impact of ϕ and Cj0 on the frequency doubler were also exam-
ined and are shown in Fig.2.7 and Fig.2.8. The increase of both ϕ and Cj0 results in
larger power absorbed by the diode. This is natural given the fact that a larger capaci-
tance (also charge) resulted from increased ϕ or Cj0. Meanwhile, the current becomes
higher and results in higher loss. This is consistent with the rule that higher conversion
efficiency can be achieved for diodes with larger cut-off frequency.
The analytical approach discussed here represents very well the operation of harmonic
generation from a nonlinear capacitance, which is correlated directly to the diode struc-
ture. The Rs, on which the conversion loss relies, was however set without considering
its physical significance. It’s thus necessary to study the evaluation of Rs for a given
diode structure.
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Figure 2.9: Schematic for determining series resistance, redrawn from [37]
2.1.4 Series Resistance
The role of series resistance Rs and its effects on doubler performance will be discussed
in this section to allow for further understanding of its impact on diode performance
and permit its minimization. A planar diode with the cross section shown in Fig.2.9 is
discussed here. The path of current flow has been divided into several segments and
the Rs of the diode is calculated by the sum of all the resistances corresponding to each
segment. The analytical equations given below are based on previous reports [37, 38].
The resistance of the N− layer is considered to correspond to a cylinder where the area
perpendicular to current flow is the same as that of the mesa, and its thickness tn− equals
the undepleted N− layer.
Rn =
(tn− − td)ρn−
pia2
(2.19)
where td is the depletion layer thickness, ρn− is the resistivity of the N− layer which
depends on the doping concentration ND and carrier mobility µ; td is given by Equa-
tion.2.3.
R1 represents the spherical cap under the mesa, with base radius a and cap height δn+ ,
R1 =
ρn+δn+
2pi(a2 + δn+
2)
(2.20)
R2 is associated with a cylinder under the mesa but without the spherical cap of R1.
R2 =
ρn+
4piδn+
(2.21)
R3 represents the access region between mesa and ohmic metallization.
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R3 =
ρn+
2piδn+
ln(
b
a
) (2.22)
R4 is the resistance of ohmic metallization, which is expressed by Bessel functions.
R4 =
γ
δm
ρm
+
δn+
ρn+
{ δn+
ρn+
[AI0(βc) +BK0(βc)]+
δm
ρm
[AI0(βb) +BK0(βb)]}
(2.23)
where
A =
1
2piβ∆
[
ρn+
bδn+
K1(βc) +
ρm
cδm
K1(βb)] (2.24)
B =
1
2piβ∆
[
ρn+
bδn+
I1(βc) +
ρm
cδm
I1(βb)] (2.25)
∆ = I1(βc)K1(βb)− I1(βb)K1(βc) (2.26)
β =
[
1
ρc
(
ρm
δm
+
δn+
ρn+
)
]1/2
(2.27)
γ =
b
c− b ln
c
b
(2.28)
Ii and Ki are modified Bessel functions of the first and second kind, where i denotes
the order. ρc is ohmic contact resistance, ρn ρn+ and ρm are the resistivities of N− layer,
N+ layer and metal respectively. δn+ and δm are the current distribution depths, which
equal the skin depths when the semiconductor layer and metal layer are thick enough.
The correction factor γ arises from the radial distribution of current density.
The series resistance was calculated for a GaAs diode structure based on the above equa-
tions and the results are shown in Table.2.1[37] . The resulting total resistance is 0.915
Ω,and was found to be slightly different from the measured value of 0.87 Ω in [37].
The observed discrepancy arises from the material parameters used for calculation. It
should be noted that the mobility of GaAs, ohmic metal thickness and resistivity were
not mentioned in the referenced article.
The resistance of a GaN diode with the same dimensions was evaluated by replacing
the GaAs material parameters by those of GaN. This included the mobility, doping and
dielectric constant. The resulting total resistance is about 10 times larger for GaN than
GaAs. The individual segments of the resistance were also larger , except R4, which is
less dependent on semiconductor material resistivity.
The dependence of series resistance on Schottky contact dimensions is shown in Fig.2.10,
where the anode radius was varied from 1 µm to 10 µm, while the cathode radius and
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Table 2.1: Example of Rs estimation for GaN and GaAs
Diode Dimensions
(µm)
a=8 b=10 c=20
tn=0.65 tn+=2.5
Metal thickness(µm) tm=1
Resistivity(Ω · cm) ρm = 5× 10−5
Specific Resistivity
(Ω · cm2)
ρc = 1× 10−6
Material GaAs GaN
epsilon 13.1 8.9
Nn (cm−3) 7× 1016 1× 1017
µn (cm2 V−1 s−1) 4780 400
Nn+ (cm−3) 8× 1018 3× 1018
µn+ (cm2 V−1 s−1) 1280 200
Calculated R
Rn(Ω) 0.476 4.31
R1(Ω) 0.0343 0.589
R2(Ω) 0.193 3.31
R3(Ω) 0.0859 1.48
R4(Ω) 0.127 0.651
Rtotal(Ω) 0.915 10.3
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Figure 2.10: Evaluated resistance of GaN diode versus diode anode size
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space between anode and cathode were maintained at 10 µm and 2 µm respectively.
Rn was found to be the dominant part of the total series resistance when the diode is
scaled down. R2 is almost constant, contributing mainly in the total resistance of large
diodes but less for smaller diodes. The other three diode segments increase steadily with
decreasing diode radius. It can be concluded that smaller diodes require better attention
of the N− layer design.
The analysis of Rs shown above assumes the Schottky contact being enclosed entirely
by ohmic metallization, while for most practical cases the ohmic metal is not a complete
ring. Thus the series resistance value is in practice higher than estimated above.
2.2 Analysis by numeric simulation
Although useful conclusions can be drawn from the analytical considerations made above,
these are limited to specific designs as in the case discussed here, i.e. constant doping
profile for the device and only second harmonic generation considered for the multiplier
circuit. However, in practice an arbitrary doping profile may be required and Schottky
diodes can in such a case be used as a tripler (for 3rd order harmonic generation). Nu-
merical simulation offers a universal approach in such a situation. Moreover, numerical
simulation provides insight into the internal physical mechanisms associated with de-
vice operation. Techniques of this type are discussed in this section and used to analyze
different device structures.
2.2.1 Introduction of Semiconductor Device Numerical Simulation
A flowchart of the numerical simulation procedure used for the diodes and also apply-
ing in general to semiconductor devices is shown in Fig.2.11. In addition to defining
the device geometry and employing an appropriate mesh, material parameters and good
physical understanding are a key for successful simulation. Material parameters define
the basic properties of a semiconductor material, such as bandgap, dielectric constant,
etc. Physical models describe a specific physical mechanism associated with device op-
eration. Examples of them are the mobility model and impact ionization model. Some
physical models are valid for all semiconductor materials, by simple variation of the
material parameter values.
Following the definition of device geometry, material parameters and physical models,
the device can be analyzed by solving a series of partial differential equations. The basic
equations for semiconductor devices are the Poisson, Current Continuity and Carrier
Transport (also referred as Current Density) Equations. These coupled equations are
solved numerically by either finite element or finite difference method.
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Figure 2.11: Flowchart of semiconductor device numerical simulation
The electrical characteristics at each node of the device can be obtained from the numer-
ical simulation, including static current-voltage, capacitance-voltage, transient current-
voltage characteristics and S-parameters under high frequency operation. Physical in-
sights into device operation is given by numerical simulation results, such as charge dis-
tribution, E-field strength, etc. These complement the understanding of device operation
obtained through experimentation.
2.2.2 Parameters for GaN Based Device Simulation
Unlike Silicon, the understanding of material parameters of Nitrides is far from mature.
For example, the bandgap of InN has recently been recognized to be around 0.7 eV, far
below the earlier predicted value of 2 eV [39]. No such major parameter discrepancy
has been reported for GaN, detailed bandgap material parameters are listed below for
reference. Parameters for GaAs are also given, as GaAs Schottky diodes will also be
simulated numerically for comparison. Since no ternary compound was used in this
study, only the physical model dependence on doping concentration and temperature are
discussed.
Temperature dependence of Bandgap
The bandgap is a function of temperature for both GaN and GaAs, and can be expressed
by Eq.2.29
Eg(GaN) = 3.507 eV − 0.909× 10
−3 eV/K · T 2
T + 830 0K
(2.29)
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Table 2.2: Material parameters used in numerical simulation (at 300K)
Material GaAs GaN
Dielectric constant 13.2 8.9
Bandgap(eV) 1.42 3.43
Electron Affinity(eV) 4.07 4.31
Conduction band density of states(cm−3) 4.35× 1017 2.24× 1018
Valence band density of states(cm−3) 1.29× 1019 2.51× 1019
Intrinsic carrier density(cm−3) 2.67× 106 1.06× 10−10
Electron thermal velocity(cm/s) 4.51× 107 2.61× 107
Hole thermal velocity(cm/s) 1.46× 107 1.17× 107
Eg(GaAs) = 1 519eV − 5.405× 10
−4 eV/K · T 2
T + 204.0 K
(2.30)
.
The above equations predict a decrease of GaN bandgap from 3.43 at 300 K to 3.39 at
400K and 3.34 at 500K. While for GaAs the bandgap changes from 1.42 at 300 K to
1.376 at 400 K and 1.327 at 500 K.
Mobility Model
The electron mobility model of GaN is based on Monte Carlo simulation as reported
in [40, 41], where both low field and high field mobility were fitted with an empirical
equation. The low field mobility is given below as a function of temperature and doping
concentration
µLE(T,N) = 295
cm2
V s
(
T
300 K
)−1.02 +
1165.7 cm
2
V s
( T
300 K
)−3.84
1 + [ N
1× 1017 cm−3( T
300K
)3.02
]0.66(T/300 K)0.81
(2.31)
In case of operation under high E-field, the electron velocity saturation has to be consid-
ered. The high field mobility as a function of low field mobility and E-field are given
by
µHE =
µLE(T,N) + 1.9064× 107 cms ( E
7.2044−1
220 893.6 kV
cm
7.2044 )
1 + 6.1973( E
220 893.6 kV
cm
)0.7857 + ( E
220 893.6 kV
cm
)7.2044
(2.32)
Based on these two equations, the low field mobility and velocity are calculated at se-
lected temperature, doping concentration and a wide range of E-field values. These val-
ues are shown in Fig.2.12 and Fig.2.13, that illustrate the mobility and velocity E-field
dependence at various temperatures and doping concentration.
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In case of GaAs, the low field mobility used for a comparative study is provided as
a function of doping concentration. For example, for a doping concentration of 1 ×
1017 cm−3 and 1 × 1018 cm−3 the mobility is 4600 cm−3 cm2/V s˙ and 2600 cm2/V s˙
respectively.
The temperature dependence is given by the simple relation
µLE,GaAs(T,N) = µGaAs(N)
300 K
T
(2.33)
The high field mobility is calculated as a function of saturation velocity. GaAs is known
for its intervalley scattering which causes a Negative Differential Mobility (NDM). Its
mobility can be expressed as
µHE,GaAs =
µLE,GaAs(T,N) + (
vsat,GaAs
E
)( E
4 kV
cm
)4
1 + ( E
4 kV
cm
)4
(2.34)
As explained in [41], the NDM model may introduce instability in the numerical process.
For the GaAs Schottky diode simulated in this study, the saturation velocity is more
important than the NDM. Thus the following modified mobility model is used as default
expression.
µHE,GaAs = µLE,GaAs(T,N)[
1
1 + (
µLE,GaAs(T,N)·E
vsat,GaAs
)2
]1/2 (2.35)
where the dependence of saturation velocity on temperature is described by a linear func-
tion
vsat,GaAs = 1.13× 107 cm
s
− 1.2× 106 cm
s K
· T (2.36)
The resulting electron velocity is plotted versus electric filed in Fig.2.14 for the sake of
comparison. The velocity based on both NDM model and a modified model are also
given to highlight the difference. The modified high field mobility model assumes that
the electron velocity increases steadily with E-field until reaching the saturated veloc-
ity.
Impact Ionization Model
The breakdown voltage is evaluated by calculating the impact ionization integral. The
ionization integral is introduced as a criterion for determining when avalanche is trig-
gered. The integration of generation rate along a distance corresponds to the multipli-
cation efficiency of newly generated electron-hole pairs over this distance. Once the
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Figure 2.14: GaAs electron velocity versus E-field
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Table 2.3: Parameters of Selberherr’s model used in simulation (at 300K)
Material GaAs GaN
AN (cm−1) 1.889× 105 2.52× 108
BN (V/cm) 5.57× 105 3.41× 107
βN 1.82 1
AP (cm−1) 2.215× 105 5.37× 106
BP (V/cm) 6.57× 105 1.96× 107
βP 1.75 1
integral value exceeds 1, the number of electron-hole pairs increases resulting in high
current which then leads to breakdown.
In the simulation, the E-field over the entire device structure is calculated first, followed
by the derivation of the E-field dependent impact ionization generation rate, based on
which the integral is further evaluated along E-field lines. This method avoids current
equation solving, which very often causes instability in the numerical process. The gen-
eration rate is described by Selberherr’s model for both GaN and GaAs material, but with
different coefficients.
αn = ANexp[−(BN
E
)βN ] (2.37)
αp = AP exp[−(BP
E
)βP ] (2.38)
The temperature dependence of this model is given by temperature dependent coeffi-
cients; all the coefficients listed in Table.2.3 are temperature dependent. However, only
the breakdown voltage at room temperature will be discussed, since the temperature de-
pendence of these coefficients was not available in literature.
Carrier Transport Model for Schottky Contact
Both Thermionic emission theory and Thermionic Field emission (tunneling) were con-
sidered in the simulation. Thermionic emission theory describes the current flow through
the Metal-Semiconductor (MS) contact due to electrons with energy above the barrier
height qΦb . The current depends therefore on barrier height exponentially, as given in
Eq.2.6 and 2.7. The qΦb value faced by the electrons is different depending on the bias
voltage polarity. For the case where electrons need to be emitted from metal to semicon-
ductor, i.e. for a reverse biased MS contacts (Fig.2.15(b)), qΦb remains constant. The
resulting current is thus also constant for any reverse bias voltage. In the forward bi-
ased condition (Fig.2.15(a)), qΦb decreases as the forward voltage increases. This gives
naturally an exponentially increasing current versus forward voltage.
JT =
A∗TL
k
∫ ∞
E
Γ(ξ) ln[
1 + fs(ξ)
1 + fm(ξ)
]dξ (2.39)
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Figure 2.15: Schematic of Schottky contact band structure
The tunneling current can be expressed by the general form given in Eq.2.39, where Γ(ξ)
is the tunneling probability, fs(ξ) and fm(ξ) are the Maxwell Boltzmann distribution
functions in semiconductor and metal respectively. As can be seen, both the tunneling
probability and electron distribution are given as a function of energy. In order to cal-
culate JT for a device structure represented by discrete grids, one needs to find the local
generation rate by applying a gradient on JT , which provides the generation rate for a
specific grid. This generation rate will be further included into the current continuity
equations [42].
G(x) =
1
q
∇JT
=
1
q
dJT
dψ
∇ψ
=
dJT
dE
⇀
E
(2.40)
where ψ,E = −qψ,
⇀
E = −∇ψ are the potential, energy level, and electric field respec-
tively.
The tunneling probability as a function of grid location is given by the Wentzel-Kramers-
Brillouin (WKB) approximation by assuming a triangular barrier shape.
Γ(x) = exp[
−4√2m∗x
3~
(Efm + qΦb − Ec(x))1/2] (2.41)
A key parameter of this model in Silvaco [41] is the distance from electrode, within
which all the grid points will be calculated in a way shown above. The default value of
this distance is 10 nm, which is found sufficient for our study.
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2.3 Simulation Results
Device Structure
The vertical structure shown in Fig.2.16(a) was used as common reference for comparing
GaN over GaAs. This simplified structure contains a N− layer for Schottky contact and
a N+ layer for Ohmic contact. Various thickness and doping concentration values were
considered for the N− layer, while the N+ layer was maintained to be 1 µm thick with
a doping concentration of 3 × 1018 cm−3 for both GaAs and GaN diodes. A typical
structure cross-section generated by simulation is shown in Fig.2.16(b), where the dense
mesh grid covering the entire N− layer guaranteed the simulation accuracy.
N+
N-
1μm 3E18 cm-3
variable t / ND 
anode
cathode
(a)
(b)
Figure 2.16: (a)schematic of epi-structure used in simulation (b) an example of formed
structure and the mesh grids
Though planar diodes are the workhorses for most studies, a simple vertical diode struc-
ture will be discussed here as applied to the frequency conversion and signal control
studies conducted in this thesis. This simple structure allows to focus on the material
properties without being impacted by the more complex design of planar devices due for
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example to horizontal distribution of electric fields, anisotropic mobility, etc. Numeric
efficiency is also enhanced due to the simplified structure.
Breakdown voltage
The calculated ionization integral and corresponding maximum electric field are shown
in Fig.2.17 for both GaAs and GaN diodes with a N− layer of 300 nm thickness and
1× 1017 cm−3 doping. The simulated breakdown voltages were 12.8 V and 129.6 V for
GaAs and GaN respectively, corresponding to an electric field of 0.63 MV/cm and 4.25
MV/cm. The greater breakdown voltage for GaN diodes allows a higher RF input power
to be applied to the diodes. N− layers with different thickness and doping concentration
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Figure 2.17: Simulated ionization integral and electric field vs. bias voltage
were simulated and the results are listed in Tab.2.4. In all cases, the breakdown voltage
of GaN diodes is about 10 times larger than GaAs. The difference is even greater for
thicker N− layers.
Table 2.4: Breakdown voltage based on Ionization Integral (at 300K)
t & ND GaAs GaN
300nm 5× 1016 cm−3 13.2V 132.8V
300nm 1× 1017 cm−3 12.8V 129.6V
300nm 2× 1017 cm−3 11.2V 122.8V
400nm 1× 1017 cm−3 15.1V 168.2V
500nm 1× 1017 cm−3 16.5V 204.5V
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I-V characteristics
The simulated static I-V characteristics are shown in Fig.2.18, for variable N− layer dop-
ing, thickness as well as temperature. In general, the current is greater in both the forward
and reverse region when the doping or temperature are higher. The scale of the current
axis is the same, for easier comparison. Under the same structure conditions, i.e. same
barrier height, N− layer doping, thickness, temperature, GaN diodes show slightly higher
forward current than GaAs. This can be explained by the greater Richardson constant of
GaN over GaAs. Another feature observed from the forward I-V characteristics Rs of
GaN diodes, is their smaller saturation voltage in the forward region. This results natu-
rally from the lower mobility of GaN. In the reverse region, the voltage applied to GaAs
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Figure 2.18: Simulated I-V characteristics
is limited to -10 V while it’s -20 V for GaN. Thanks to the wide bandgap, GaN leads in
lower reverse leakage current than GaAs. The difference between the two technologies
is one order of magnitude when comparing them at -10 V.
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Series resistance
Rs is considered to be one of the key diode figures-of-merit and represents how lossy
a diode is. The Rs of the above simulated diodes was extracted from the forward I-V
characteristics and is shown in Fig.2.19. GaN diodes have undoubtedly a larger Rs than
GaAs, due to the inferior mobility of GaN.
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Figure 2.19: Series resistance extracted from forward IV curves in Fig.2.18(a) and
Fig.2.18(b)
Considering the diode resistance at 300K, the values of GaN based diodes is 2-3 times
higher than for GaAs with the same N− layer doping. This difference increases to 6-
18 times when the temperature is 500K. The Rs temperature dependence for GaAs is
not monotone; the Rs increases when the temperature is elevated from 300K to 400K,
while Rs decreases when the temperature increases further to 500K. This is due to the
two temperature dependent mechanisms involved, namely mobility and thermally acti-
vated carriers, that have reverse temperature dependence and compensate each other at a
medium temperature. The Rs increase of GaN at elevated temperature relies on mobility
drop, since the contribution of thermally activated carriers can be neglected due to the
properties of wide bandgap materials.
C-V characteristics
Quasi-static C-V characteristics were obtained by AC analysis and shown in Fig.2.20.
For the same barrier height, N− layer doping, thickness, and bias voltage, GaAs diodes
show a larger capacitance than GaN. This is due to the different depletion region width
arising from the dielectric constant difference (see Eq.2.5 and Eq.2.5).
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C0 (with bias voltage of 0 V) is larger for diodes with higher doping concentration.
Despite the doping concentration, for given N− layer thickness Cmin remains practically
constant independent of carrier concentration. This corresponds to the case of completely
depleted N− layer. For the same reason, the 400 nm thick N− layer exhibits the same C0
but smaller Cmin than the 300 nm thick N− layer with same doping concentration.
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Figure 2.20: Simulated capacitance-voltage characteristics
Time Domain Transient Analysis
Transient analysis was performed by applying a sinusoidal voltage stimulus to the diodes.
Consistent with previous simulations, the operation of GaAs diodes was limited to a
peak-to-peak amplitude of 10 V and offset of -5V. GaN diodes were simulated with the
same stimulus condition for comparison. A 20 V amplitude and offset of -10 V was
applied to GaN diodes for revealing the advantage of power handling.
With a 50 GHz stimulus, the obtained current waveforms are shown in Fig.2.21 for 300
nm thick N− layer and variable doping concentration. Lower doping corresponds to a
lower current since less electrons participate in the process. For the same doping concen-
tration, GaN diodes lead to a smaller transient current amplitude than GaAs diodes. This
can be explained by the lower electron mobility of GaN material. As a result, diodes with
lower current have smaller power exchange with the signal source in one signal cycle.
The instant power is given in Fig.2.22.
The time domain waveforms contain useful information, such as power handling capa-
bility and nonlinearity, which requires further data processing. Applying Fourier Trans-
form on the current waveform I(t), the amplitude of current on each harmonic order
(I1,I2,I3...) can be obtained. The squared current amplitude corresponds to power, and
the diode nonlinearity can be evaluated by I
2
i∑n
1 I
2
i
.
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Figure 2.21: Transient V(t),I(t) characteristics
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Figure 2.22: Transient P(t) characteristics corresponds to Fig.2.21
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The positive instant power corresponds to power absorption of the diode from the source,
while the negative instant power corresponds to power provided by the diode. Thus the
integration over one time period reveals the power handling capability of each diode,
where the positive half-cycle represents the power handling capability and the negative
half-cycle represents a reactive power stored in the diode over the positive half-cycle.
The difference between the two corresponds to power loss. It has to be pointed out that
the results were obtained from one operation cycle and the signal frequency has to be
taken into account when comparing with experimental results.
Considering a 300 nm thick, 1 × 1017 cm−3 doped N− layer as reference structure, and
10 V Vpp (-5 V offset) sinusoidal voltage as reference stimulus, one obtains the results
discussed next. A 20 V Vpp (-10 V offset) stimulus was applied to GaN diodes in order
to evaluate the power enhancement due to the increased breakdown voltage.
As shown in Fig.2.23(a), higher absorbed power , reactive power as well as loss can be
observed for heavier doped diodes. The loss, denoted by Pabs-Prac, was larger for GaN
than GaAs devices. When doping was increased to 2 × 1017 cm−3, the loss remained
small at increased absorbed power levels, which indicates that the doping can be further
increased.
The nonlinearity comparison shown in Fig.2.23(b) suggests that GaN diodes produce
greater harmonics than GaAs. This can be attributed to the larger C0/Cmin ratio of GaN
diodes. The 2nd harmonic ratio of GaN diodes driven by 10 V Vpp stimulus (green di-
amonds in the figure) showed a fast increase when the doping increased from 5 × 1016
cm−3 to 1× 1017 cm−3, but remained nearly unchanged when the doping increased fur-
ther. Similar “saturation” trends were observed for all 3rd and 2nd harmonics generated
by GaAs diodes; the absolute amplitude of 2nd harmonic generated was increased due to
the increased absorbed power.
The dependence of power performance on N− layer thickness is shown in Fig.2.24(a),
where the doping was fixed as 1×1017 cm−3. It was found that Pabs and Prac was smaller
for thicker N− layer, while the loss increased with N− layer thickness.
The dependence of nonlinearity on N− layer thickness was found to be weak, except for
the 2nd harmonics generated by GaN diodes driven by a 20 V Vpp stimulus and GaAs
diodes driven by a 10 V Vpp stimulus. This was explained by the smaller Cmin arising
from thicker N− layer, which was present at the highest peak of negative voltage swing
of each stimulus cycle.
The temperature dependence of power performance is shown in Fig.2.25(a). Due to
mobility drop at higher temperature, the loss becomes higher. The Pabs was found to
increase while the Prac decreased. This implied that the increased part of the Pabs has
been consumed by loss, instead of storage in Prac.
It is worth noting that the simulation was performed under isothermal condition. The
elevated temperature was set within a range of values permitting to estimate the general
trends of device characteristics replicating self-heating but not determined by such an
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Figure 2.23: Power and nonlinear performance of 300 nm thick N− layer with various
doping concentration.
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Figure 2.24: Power and nonlinear performance of 1× 1017 cm−3 doped N− layer with
thickness varying from 300 nm to 400 nm
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Figure 2.25: Power and nonlinear performance of 1× 1017 cm−3 doped 300 nm thick
N− layer, with temperature from 300 K to 500 K
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Figure 2.26: Power and nonlinear performance of 1× 1017 cm−3 doped 300 nm thick
N− layer, with operation frequency from 50 GHz to 400 GHz
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effect. Considering the fact that the thermal conductivity of GaN is at least 4 times higher
than GaAs, one expects that for the same dissipated power, GaN didoes will have a lower
junction temperature than their GaAs equivalent. A full thermal-electrical simulation
would be helpful for revealing the junction temperature of GaN diodes subjected to large-
signal operation and thus high power dissipation conditions.
Overall, GaN materials have been demonstrated to be excellent candidates for high power
high temperature applications. This study indicates that performance variation has to be
taken into consideration in designing such a diode. The temperature had less impact on
nonlinearity, as shown in Fig.2.25(b).
Current saturation has been reported to limit GaAs diodes performance under high power
and high frequency operation[24]. As shown in Fig.2.26(a), Pabs was found to be in-
creased with higher operation frequency for GaN diodes. But in GaAs case, the Pabs
was slightly reduced from 200 GHz to 400 GHz. As a result of increased loss at higher
frequency, Prac became smaller. It’s also worth noting that in Fig.2.26(b), the harmonic
power ratio dropped much faster with increased operation frequency for GaAs than GaN.
This indicates the potential of using GaN Schottky diodes for higher frequency, despite
the lower mobility of this material.
Based on all the results shown above, it was concluded that,
1. The power handling capability of GaN Schottky diodes is 2-3 times higher than that
of GaAs diodes, when the input stimulus voltage is doubled.
2. The increase of loss is compensated by increased absorbed power.
3. GaN diodes are more nonlinear than GaAs diodes, and this nonlinearity provides them
an advantage for higher power stimulus.
4. The nonlinearity of GaN diodes drops less than in GaAs diodes under high frequency
operation.
5. Thanks to the higher input power that can be applied , GaN Schottky diodes are ex-
pected to be robust and working at higher operation temperature. Designers need also to
pay attention to the power variation with operation temperature.
2.4 Conclusion
In this chapter, the key analysis methodologies used for exploring the power handling
capability, losses and nonlinearity have been described in detail. An analytical approach
based on ideal Schottky diode C-V and I-V characteristics allowed performance correla-
tion such as power handling capability, losses and nonlinearity to the diode parameters
(C0, Vbias, Rs etc.) in an efficient way. The numerical simulation based on TCAD tools,
on the other hand, allowed accurate verification of the performance for a specific design,
and also provides physical insights of the diode operation. These two approaches to-
gether compose an effective way for understanding the operation principles of Schottky
diodes and further analysing their performance.
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The results of the analysis demonstrate, the superior power handling capability of GaN
Schottky diodes. The potential of GaN Schottky diodes in high frequency has also been
shown. This chapter allows better understanding of the characteristics of fabricated de-
vices that will be discussed in the following chapters.
3 Fabrication Process of GaN Schottky Diodes
This chapter discusses the various processing steps necessary for GaN-based diodes.
Schottky varactor diodes are a key component for frequency multiplication, due to their
nonlinear properties which are necessary for harmonic signal generation. Diode multi-
pliers evolved from whisker contacted single diode designs to planar structures. Modern
multipliers employ even MMIC-like chips, which operate not only using diodes alone
but have also integrated passive components.
The material properties of GaN make the fabrication technology to be different from
GaAs-based technology. For example, GaAs is easily etched by wet solutions, permit-
ting flexibility in fabrication. Trench isolation can in this way be done after interconnec-
tion metallization, allowing beam-lead realization [43]. Devices can also be made using
Titanium as Schottky contact offering the possibility of combining Schottky and pillar
metallization in the same step.
The work described in this chapter discusses the various steps involved in GaN diode
fabrication as needed for on-wafer characterization and eventual use in signal generation
and control circuits. The developed technology allows device fabrication together with
its access pads and air-bridge, facilitating diode measurement. Both optical and E-beam
lithography technology were used in the study, and the details of the processes involved
are also provided in this chapter.
3.1 Prospect of Fabrication Process
The steps necessary for fabricating GaN Schottky diodes are listed in Table.3.1, which
also includes a comparison of various fabrication technologies adopted for contacting the
diode anodes. A general description of the technologies used is provided first, followed
by a detailed discussion on each step.
The materials used for the study were grown by an in-house MOCVD facility. The
GaN epitaxial structure used for Schottky diodes in this study employs GaN layers with
two different doping concentrations. A N+ layer was grown first on Sapphire substrate
and served as cathode contact of the Schottky diodes. A doping concentration between
3 × 1018 and 5 × 1018 cm−3 was used in order to obtain ohmic contacts with minimum
resistance. The thickness of the N+ layer was 2 µm. The N− layer grown on top of the
N+ layer acts as the active layer. The Schottky metal is deposited on this layer at a later
step to form a Schottky contact. The nonlinear properties of the device depend both on
the N− GaN layer and Metal-Semiconductor interface established on it. The overview
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of GaAs based Schottky diodes in Chapter 1 showed that diodes used for frequency
multiplication have often a doping concentration as low as 1016cm−3 in order to obtain
higher barrier height and lower leakage current as necessary for higher power handling
capability. A doping concentration of this value is in the limit of what can be achieved
by MOCVD growth of GaN, and can not be easily controlled, leading often to resistive
material. It was therefore decided to have the N− layer grown for this study at a doping
concentration of 1× 1017cm−3.
Table 3.1: Process flow of the three technologies used in this study
step 0. Epi-wafer
Sapphire
GaN n+
GaN n-
step 1. Mesa
Sapphire
GaN n+
GaN n-
step 2. Ohmic
Sapphire
GaN n+
GaN n-
ohmic
step 3. Schottky
Sapphire
GaN n+
GaN n-
ohmicschottky
step 4. Isolation
Sapphire
GaN n+
GaN n-
ohmicschottky
Dielectric Bridge Optical Air-bridge E-Beam Air-bridge
step 5. passivation step 5. Pad
Sapphire
GaN n+
GaN n-
ohmicschottky
SiNx
Sapphire
GaN n+
GaN n-
ohmicschottky
Pad Pad
step 6. Interconnection step 6. Pad step 6. Pillar&Air-bridge
Sapphire
GaN n+
GaN n-
ohmicschottky SiNx
Pad Pad
Sapphire
GaN n+
GaN n-
ohmicschottky SiNx
Pad Pad
Sapphire
GaN n+
GaN n-
ohmicschottky
Pad Pad
step 7. Pillar&Air-bridge
Sapphire
GaN n+
GaN n-
ohmicschottky SiNx
Pad Pad
Considering the two-layer (N+ and N−) epitaxial structure, the cross section of the pro-
cessed diode can be represented as shown in step 4 of Table.3.1. To obtain a device of
this type, the following fabrication steps are necessary.
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1.Mesa etching: to remove the N− layer outside the active area of the diode, and allow
the formation of Ohmic contacts on the N+ layer.
2.Ohmic contact metallization to obtain Ohmic contacts on the N+ layer.
3.Schottky contact metallization: for establishing Schottky contacts on the N− layer.
4.Isolation: to completely remove the GaN layer down to Sapphire substrate and ensure
isolation of a diode from those adjacent to it.
After Schottky contact formation, the characteristics of the diodes were measured in or-
der to determine their performance. The small anode size of the fabricated devices posed
a difficulty in performing such measurements. Additional process steps were therefore
introduced to permit the connection of the small size anodes and cathodes to a larger
size contact pad. Moreover, co-planar waveguide transmission lines allowed on-wafer
high-frequency characterization.
The three process technology approaches explored in this study prevent the aforemen-
tioned difficulties by employing additional process steps as shown in Table.3.1. The first
approach, is referred to as dielectric bridge technology, and was developed for rapid eval-
uation of the diode characteristics. The use of a dielectric layer, allowed simultaneous
realization of the inter-connect metal and a larger size outer pad in a single evaporation
step followed by lift-off. It involves the minimum number of steps compared with the
other two technologies that were based on air-bridges, and therefore the overall fabrica-
tion time associated with it was minimized. This approach was useful for rapid testing of
wafer or Schottky contact quality, where DC characterization is adequate for this purpose
and no high-frequency characterization is required.
The second and third technology approaches aimed at the realization of air-bridges,
which are important for high-frequency evaluation due to the presence of smaller par-
asitics from the metal lines which are in this case separated from other interconnections
by air. These two approaches differ from each other by the lithography process, which
is in one case based on optical and in the other on E-beam technology. The alignment
accuracy of optical lithography makes it uncertain for aligning the pillars with respect
to the anode; if the pillar is shifted the device may end up with a larger anode size or
lower barrier height. Note that the metal of the bridge footprint is normally Titanium for
adhesion purposes. Thus a passivation step is employed in optical air-bridge technology,
to prevent that the bridge metal contacts the N− semiconductor layer; here the opening of
the passivation layer has a smaller diameter size than the Schottky metal contact. For E-
beam air-bridge technology, the alignment accuracy is assured, thus no passivation step
is needed. Another difference between the two developed air-bridge technologies is the
method of bridge metal formation: Optical lithography-based approaches use often elec-
troplating while evaporation and lift-off are usually employed for E-beam technology.
As described in this section, all the technologies considered employ three basic steps,
namely etching, metallization and bridge formation. Etching is used for mesa and iso-
lation. Metallization includes the Ohmic and Schottky contact. The steps necessary for
bridge formation will also be discussed in this section. The pad step is considered as an
48 3 Fabrication Process of GaN Schottky Diodes
integral part of the bridge, since it depends critically on resist profile for lift-off rather
than metal stack formation.
3.2 Etching
Most of the semiconductor materials can be etched by chemical solutions. This process
step is normally referred to as wet etching since the semiconductor material is dissolved
by chemicals in an aqueous environment. However, wet etchants for III-Nitride materials
are limited. Under normal conditions, only molten salts like KOH or NaOH at elevated
temperature are capable to etch GaN at reasonably high rates [44] . Moreover, etching
of this type requires an appropriate etching mask, which in most cases is not photoresist.
Thus the application of wet etching in III-Nitride device processing is limited and dry
etching has been developed.
Dry etching of III-Nitrides normally employs a plasma generated in a vacuum chamber
coupled to an RF signal. The removal of III-Nitrides is accomplished by either physical
sputtering, chemical reaction or combination of both. Physical sputtering relies on mo-
mentum transfer from the accelerated ions formed in the plasma to the substrate surface,
where the substrate material is removed. The energy of the ions has to be higher than a
threshold value, below which the ions will be absorbed at the substrate surface leading
therefore only to damage at a depth of a few atomic layers. Under such condition, this
method will result in a rough surface morphology, surface damage and poor selectivity.
The typical gas used for physical etching of GaN is Argon. The achieved etching rate
depends on the plasma density and energy of accelerated Ar+ ions.
In contrary to the above, the mechanism of chemical reaction etching relies on the chem-
ical reaction of the surface material with reactive ions formed in the plasma. Products
from the chemical reaction have to be volatile and an etched surface is produced fol-
lowing the formation of volatile products. Chemical reaction provides normally a good
morphology due to the low energy of the reactive ions. However, low energy of ions
implies that omnidirectional and lateral etching can not be avoided. Practical etching
recipes for III-Nitrides, however, don’t follow the ideal description above. A conven-
tionally used gas is Chlorine-based, like Cl2 or BCl3. Ion bombardment has found to be
the dominant mechanism due to the high bond energy of III-Nitrides. Thus the energy of
ionized Cl− has to be high enough to act properly.
The combination of both physical sputtering and chemical reaction is expected to lead
in faster etching rate as well as anisotropic profile. A key part in this technology is
the definition of an optimized condition where the physical and chemical process are
balanced. This has been the dominant etching technique as will be discussed below.
The realization of all the approaches described above relies on the generation of a plasma.
Considering the various approaches necessary for plasma generation, one can define
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three types of instrumentation. These are Reactive Ion Etching (RIE), Inductively Cou-
pled Plasma (ICP) and Electron Cyclotron Resonance (ECR). Fig.3-1 gives the schematic
of both RIE and ICP, the working principle of which will be discussed below. ECR will
not be discussed since it was not used in this work.
Fig.3.1(a) shows a parallel plate RIE system. The two plates are placed in the top and
bottom of a vacuum chamber. Wafers are normally placed on the bottom plate while
the top one is electrically shorted to ground. By applying a RF voltage between the two
plates, an electromagnetic field is generated and thus the gas molecules are ionized into
electrons and positive ions. A large region of the gas-filled space between the plates
will come to equilibrium. This equilibrium region is called glow region, due to the fact
that a glowing light is seen when energy release of the gas molecules takes place from
the excited state to the normal state. A potential difference between the glow region
and the wafer plate will accelerate ions near boarder of glow region toward the wafer
plate. The ions colliding on the wafer surface lead in etching by either sputtering or
reaction. Given the working principle described above, the energy and density of ions
are both proportional to RF voltage. Higher ion density is desired for faster etching rate.
However, the ion energy is correspondingly increased, introducing more defects on the
surface and degrading the morphology.
Fig.3.1(b) presents a schematic of ICP system. By employing an individual source for
plasma generation, ICP provides an ion density 2 to 4 orders [44] higher than RIE while
maintaining low ion energy . Thus a faster etching rate can be obtained from ICP without
increasing the surface roughness.
The instruments used in this study are an Oxford plasmalab 80 RIE and an Oxford plas-
malab 100 ICP platform. The RIE was used for Ar physical sputtering only, with an
etching rate of 20 nm/min. The choice of these conditions was to some extent made
based on the system’s specifications. Similar conditions were successfully applied to
GaN HEMTs and AlN MISFETs[46]. However, unlike the HEMT structure where an
active layer of 300-400 nm is normally used, the epitaxial structure of Schottky diodes
has a much thicker N+ layer for minimizing the series resistance. As a result, the etching
time needs to be considerably prolonged . Although a nickel layer is normally used as
a hard mask in literature, a photoresist based etching mask would be attractive due to
faster processing. Thanks to the relaxed dimension requirement for mesa definition, a
layer of AZ4562 has been considered in this study to resist in Ar plasma for more than
one hour.
For ICP etching, a Cl2/Ar gas mixture was used and resulted in an etching rate of 200
nm/min. This process has been successfully applied to the fabrication of GaN mechanical
resonators[47]. Fig.3.2 presents SEM images of etched mesas by Ar sputtering in RIE
and Cl2/Ar mixture in ICP. Good etched profile and surface roughness has been achieved
by both of them.
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(a) (b)
Figure 3.1: Schematic of (a) RIE and (b) ICP [45]
3.3 Metallization
This section presents the process developed for formation of Schottky and Ohmic con-
tacts, which are of major importance for proper device operation. A metal with high work
function deposited on top of a N− layer results in a Schottky contact. Ohmic contacts
are required to be formed on N+ layer. Conventional evaporation and lift-off techniques
are used for both optical and E-beam technology. The metal schemes for Ohmic contact
on GaN will be discussed here and the specific resistance obtained in this way will be
reported.
3.3.1 Ohmic Contacts on GaN
The requirement for good Ohmic contacts is lowest possible specific resistance and thus
lower series resistance. For III-Nitrides, a metal scheme with a four layer Ti/Al/X/Au
stacks has often been reported, where X can be Ti, Ni, Pd and Pt. The first Titanium layer
is believed to react with nitrogen atoms on the GaN surface. The resulting semiconductor
surface tends to be highly doped due to the N-vacancies. A thin barrier is thus formed
due to the highly doped layer, which increases the probability for electrons to tunnel
through. Contact formation benefits also from the Titanium layer due to its capability of
dissolving the native oxide and improving adhesion. Better Ohmic contact quality can
3.3 Metallization 51
(a) mesa etched by RIE (b) mesa etched by RIE(zoomed in)
(c) mesa etched by ICP (d) mesa etched by ICP(zoomed in)
Figure 3.2: SEM images of etched mesa by (a,b) Ar sputtering only in RIE and (c,d)
Cl2/Ar mixture in ICP
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be achieved without native oxide, and better mechanical stability is possible by adhesion
improvement.
The importance of Aluminium layer has been evidenced by the dependence of its contact
resistivity on the ratio of Al over Ti thickness. [48, 49] . The Al layer is believed to
prevent the underlaying Ti layer from oxidizing by forming a Al3Ti layer at elevated
temperature. TEM studies of the annealed microstructures[50], showed that micro-voids
tend to be formed at the interface when only the Ti layer is present on GaN. The use of
a Ti/Al bilayer leads in Al3Ti formation as predicted by the Ti-Al bulk phase diagram,
thus making the Ti-GaN reaction less aggressive.
Both Ti and Al can be oxidized easily, preventing the successful formation of Ohmic
contact. It has been shown that the oxygen content in the annealing ambient has a pro-
nounced impact on the resulting contact resistance [49]. A Au layer has often been used
to protect them from oxidization. The conductivity of the metal stacks can in this way
be increased. However, a blocking metal layer is required in this case to prevent the
diffusion of Au to the Al layer as well as, the out-diffusion of Al. This blocking layer is
noted above by X, since several metals like Ti, Ni, Pd and Pt maybe used.
The Transfer Length Method (TLM) is normally used to evaluate the quality of Ohmic
contact. It provides information on contact resistance (Rc, Ω · mm), specific contact
resistance (ρc, Ω · cm2 ) as well as sheet resistance (Rsh, Ω)of the semiconductor film.
The resistance between two Ohmic contacts formed on a semiconductor layer with a
space di can be written as
Rm,i =
Rshdi
W
+ 2Rc (3.1)
Where the Rc and Rsh are correlated through ρc
Rc =
√
Rshρc
W
coth(
l
lt
) (3.2)
lt is the transfer length which corresponds to a distance where most of the current
transfers from semiconductor layer to metal or vice versa. Since l  lt , one obtains
coth(l/lt) = 1, and thus lt is given by
lt =
√
ρc
Rsh
(3.3)
A series of Ohmic contacts with varying spacings, as shown in Fig.3.3(a) forms a set of
resistances with different di. A large number of di dots is normally required for mini-
mizing the measurement uncertainty. By fitting the obtained data points using the least
square method, the resulted line represents the dependence of resistance between two
Ohmic contacts on their spacing. The slope of this line is Rsh/W , the intercept on R-axis
is 2Rc and the intercept on d-axis is 2lt.
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Figure 3.3: Schematic of TLM pattern structure (a); Interpretation of TLM results (b)
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A Ti (25 nm) / Al (150 nm)/ Ti (25 nm)/ Au (150 nm) stack for optical process and Ti
(12 nm) / Al (200 nm) / Ni (40 nm) / Au (100 nm) for E-beam process were employed
in this study. The same Rapid Thermal Annealing (RTA) condition was applied to both
metal stacks. This was 850 ◦C annealing in N2 ambient for 30 seconds. Typical Ohmic
contact results achieved in this study are shown in Fig.3.4, and correspond to a Rc of
10−1 Ω ·mm, and ρc about 3× 10−6Ω · cm2. These results are consistent with literature
data. Lower resistance can be obtained by further optimization.
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Figure 3.4: Typical Ohmic contact results
This line TLM pattern requires mesa etching to obtain a well defined current flow path.
The circular TLM pattern shown in Fig.3.5 has the advantage of limiting the current in
a ring between the inner and outer metal contacts, saving therefore the need for mesa
etching. This technique is useful, especially for homoexpitaxial GaN substrates, since
the N+ layer is too thick for making a mesa. By analogy to the discussion presented
Rin
d1 d2 d3
Figure 3.5: Schematic of circular TLM
above, the resistance between two Ohmic contacts of circular TLM patterns depends on
space di as follows
Rm,i =
Rsh2piRin
(di + 2lt)
C (3.4)
where C is a correction factor of the circular geometry,and is given by
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C =
Rin
di
ln(1 +
di
Rin
) (3.5)
With this correction factor, a fitted line from measured Rm,i(di) provides the same infor-
mation as in Fig.3.3(b), i.e. the intercept on R-axis is 2Rc and the intercept on d-axis is
2lt, except that the slope should in this case be Rsh/2piRin.
Fig.3.6 shows results obtained from circular TLM patterns. The calculated ρc of one
pattern is as low as 4.77×10−7Ω ·cm2. The fitted lines from the other two patterns do not
deviate considerably but result in ρc values five times higher. This discrepancy indicates
that the circular TLM method is sensitive to needle contact resistance. Rin  di has to
be satisfied to assure the linear dependence of resistance on gap distance. This requires
larger area of Ohmic contacts so that the resistance between two adjacent contacts can
be much smaller. By way of an example the measured resistance shown in Fig.3.6 is
a few Ohms. The needle contact resistance can thus impact the results markedly. One
considers in practice the lowest value from several repeated measurements.
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Figure 3.6: Results of circular TLM
3.3.2 Schottky Contacts on GaN
Schottky contacts are the most critical part for the diodes discussed here. From the Metal-
Semiconductor contact theory introduced in the last chapter, we know that the metal has
to have a high work function to form a Schottky contact on GaN. The conventionally
used metals for GaN Schottky contacts include Ni (Wm=5.15 eV), Pt (Wm=5.65 eV),
Pd(Wm=5.12 eV) and Au(Wm=5.1 eV). Pt was chosen in this study due to the possibility
of forming a high barrier. a comparative study was also made with Ni Schottky contact.
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The process flow of Schottky contact metallization is straightforward. One defines first
the opening area by lithography, and then deposits the metallization. As clean GaN
surface is the key to good Metal-Semiconductor contact every effort has to be made to
guarantee it.
The development following resist exposure may not be sufficient to dissolve all the resist.
A thin residual resist film remains very often on the semiconductor surface. This residual
resist film behaves as insulator, forming a Metal-Insulator-Semiconductor contact instead
of the desired Metal-Semiconductor contact. The resulting devices have in this case bad
uniformity and are unstable. Oxygen plasma treatment can remove this residual resist
film [51] and is often used for semiconductor and quartz mask cleaning. The plasma on
the other hand may cause surface defects and its power needs therefore to be optimized
to avoid surface defects.
Schottky contact quality relies strongly on surface treatment before metal deposition.
Many publications about GaN Schottky contacts report various surface treatment ap-
proaches. HF and HCl are the commonly used solutions for removing the surface native
oxide [52–54] . The alkaline counterpart for this purpose is NH4OH [51, 55]. Aqua re-
gia (HNO3:HCl=1:3)[56] and (NH4)2Sx [57] were also suggested in literature. Besides,
Fluoride based plasma treatment has also been implemented [58]. The study performed
in this thesis showed that HF and HCl lead in clean surface. Right after the treatment,
samples were loaded into an E-beam evaporator for metal deposition.
Analysis of Schottky contact characteristics
The quality of Schottky contacts is normally described by the parameters n (ideality
factor) and ΦB (barrier height). Both parameters can be extracted from IV characteristics.
Ideal MS contacts obey Thermionic Emission (TE) theory, while in practice the current
transport across Schottky contacts involves also other mechanisms like Tunneling. The
deviation from pure TE transport is evaluated by n and Eq.2.6 is in such a case modified
to Eq.3.6.
I = Is[exp(
V
nVT
)− 1] (3.6)
where Is is saturation current under reverse bias and remains the same as Eq.2.7
Is = AsA
∗T 2exp(−ΦB
VT
) (3.7)
The “Hypothesis testing” method is applied in practice to analyze the IV curves of Schot-
tky diodes. Assuming TE is the dominant mechanism, a value of n is obtained by fitting
the measured IV with this equation. Obviously, n=1 corresponds to pure TE transport,
and therefore the obtained n is in practice often larger than 1.
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Fitting is performed in log scale. The logarithm of Eq.3.6, for V  VT
lnI = lnIs +
V
nVT
(3.8)
In the lnI-V plot the slope of the fitted curve is therefore 1/nVT and the intersection on
lnI axis equals lnIs, from which n and Is can be derived. With Is obtained, ΦB can also
be determined from Eq.3.7.
The fitting procedure above assumes that the applied external voltage drops on the junc-
tion only. When the current is large or Rs is large, the voltage drop on the Rs can not be
ignored. Based on the fitted n and Is, the voltage drop on the junction VJ can be derived
for a given current. The voltage drop on Rs is calculated from the difference between the
applied external voltage and VJ . Rs can also be derived:
Rs =
V − nVT (lnI − lnIs)
I
(3.9)
Cheung’s method is another way of deriving the above parameters. One applies in this
method a current sweep in the forward conduction region and then measures the resulting
voltage drop over the diode. The relation is given as Eq.3.10.
V = RsAsJ + nΦB + (nVT )ln(J/A
∗T 2) (3.10)
where J = I/As is the current density.
Differentiating Eq.3.10 with respect to J , we have
d(V )
d(lnJ)
= RsAsJ + nVT (3.11)
Thus a plot of d(V )
d(lnJ)
versus J will give RsAs as the slope and nVT as the y-axis inter-
cept.
One can at this stage define another equation H(J) from Eq.3.10,
V − (nVT )ln(J/A∗T 2) ≡ H(J) = RsAsJ + nΦB (3.12)
with n being determined, H(J) is a function of only J . A plot of H(J) versus J results
in a straight line which has a y-axis intercept equaling nΦB. The slope of H(J) versus
J provides another Rs value, which can be used to check the consistency with the first
derived Rs.
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Post annealing of Schottky contacts
It has been reported that Schottky contacts annealed at an appropriate temperature show
a barrier height enhancement. A Ni/GaN Schottky contact was found to have a bar-
rier height of 0.86 eV and ideality factor of 1.19 was obtained after 5 min annealing
at 600◦C in N2 ambience, compared with the as-deposited 0.69 eV barrier height and
ideality factor of 1.47 [59]. This has been attributed to the formation of Gallium Nickel
(Ga4Ni3)[60]. Barrier height enhancement after annealing was also found on Pt/GaN
contacts [61], where 30 min 500◦C annealing in N2 ambience was employed.
Both Ni and Pt Schottky contacts on GaN were tested in this work. The epi-layer was
300 nm thick with a surface doping concentration of 3 × 1017cm−3. The sample was
designed to have 16 identical chips; mesa and Ohmic contacts were common for all
pattern. Then 8 of them were processed with Ni Schottky contacts while the other 8 with
Pt Schottky contacts. Oxygen plasma together with BHF etching was applied to clean
the GaN surface before metallization. After Schottky contact formation, the sample was
diced into 16 separate chips . Each chip was annealed in N2 ambience for 5 min but
with temperature ranging from 350◦C to 500◦C. At least 5 diodes were measured on
each chip to make sure that the obtained IV curves were representative of the technology
under evaluation.
The results obtained are shown in Fig.3.7. The barrier height and ideality factor extracted
based on the method introduced previously in this section are shown in Table.3.2 and
Table.3.3 respectively. The Ni contacts have in general higher current than Pt contacts
in both the forward and reverse region, due to their lower work-function. For both Ni
and Pt contacts, an appropriate annealing temperature resulted in the largest measured
barrier height and lowest ideality factor, as well as reverse saturation current, which was
450◦C for Ni and 500◦C for Pt in this study. It’s also noted that before annealing at the
desired temperature, the barrier height of annealed contacts was lower than that of the
as-deposited contacts.
Different ideality factor, barrier height and series resistance were obtained when extract-
ing in different regions such as in the lower bias range (0.1 V - 0.2 V) and the higher (0.5
V- 0.08V) bias range. The larger ideality factor resulting by Cheung’s method indicated
that the deviation from TE mechanism was severe under higher bias. This deviation
resulted therefore in a lower effective barrier height.
As a result of increased barrier height after post-annealing, the reverse leakage current
density was considerably decreased. However, the best barrier height obtained (0.625
eV for Ni and 0.68 for Pt) was still far from the values calculated from work-function
difference.Consideration of the process employed indicated that surface cleaning before
Schottky metallization could potentially cause surface damage.
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Figure 3.7: IV characteristics of Ni/GaN Schottky contact in forward region (a) and in
reverse region (c); Pt/GaN Schottky contacts in forward region (b) and in reverse region
(d)
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Table 3.2: Results of Ni/GaN contacts after post-annealing at different temperature
as-deposited 350◦C 400◦C 450◦C 500◦C
Fitting in the range of 0.1 V - 0.2 V
n 1.258 1.22 1.12 1.087 1.11
ΦB(eV) 0.484 0.486 0.573 0.625 0.607
Is(A) 8.8× 10−7 8.1× 10−7 2.8× 10−8 3.7× 10−9 7.5× 10−9
R0s(Ω) 12.52 10.28 11.51 12.63 10.55
Fitting in the range of 0.5 V - 0.8 V with Cheung’s method
n1 2.04 2.4 1.82 1.41 1.74
R1s(Ω) 11.25 8.69 9.89 11.4 9.14
R2s(Ω) 11.28 8.71 9.88 11.38 9.18
Φ1B(eV) 0.4 0.376 0.464 0.56 0.492
J@(-10V)(A/cm2) 200 200 40 10 15
Table 3.3: Results of Pt/GaN contacts after post-annealing at different temperature
as-deposited 350◦C 400◦C 450◦C 500◦C
Fitting in the range of 0.1 V - 0.2 V
n 1.15 1.156 1.14 1.08 1.05
ΦB(eV) 0.596 0.565 0.577 0.66 0.68
Is(A) 1.2× 10−8 3.9× 10−8 2.4× 10−8 9.2× 10−10 4.7× 10−10
R0s(Ω) 12.05 10.37 12.33 11.26 11.03
Fitting in the range of 0.5 V - 0.8 V with Cheung’s method
n1 1.94 1.84 1.95 1.61 1.54
R1s(Ω) 9.67 8.79 10.52 9.41 9.2
R2s(Ω) 9.75 8.79 10.5 9.48 9.21
Φ1B(eV) 0.477 0.465 0.455 0.545 0.566
J@(-10V)(A/cm2) 20 40 60 8 1.5
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Oxygen plasma before Schottky metallization
As described earlier, Oxygen plasma treatment is necessary to ensure fabrication of Pt
Schottky contacts. Pt is known for its poor adhesion on semiconductors and the presence
of a residual resist layer is expected to lead to even worse characteristics . Appropriate
processing using oxygen plasma is necessary to be developed for removing the residual
resist layer without considerable damage of the semiconductor surface. Simple compar-
ative tests were performed in order to find the appropriate conditions.
The epi-layer used had a nominal doping concentration of 1 × 1017cm−3. The samples
were processed in a comparable way, i.e. only the oxygen plasma treatment condition
was different for each sample. The equipment used for oxygen plasma treatment was
Oxford Plasmalab 80. The pressure and O2 flow rate were maintained to be 100 mT and
30 sccm respectively. Two different plasma power levels and treatment time conditions
were tested. These were 100 W 60 seconds and 20 W 30 seconds. The reference sample
had the Schottky metal been lifted off for half of the devices, since no plasma treatment
was applied. This can be interpreted as corresponding to a surface that was free from
Oxygen plasma damage.
The measured IV characteristics are shown in Fig.3.8. The devices subjected to 100
W 60 seconds O2 plasma treatment showed higher current in both forward and reverse
region, while the 20 W 30 seconds O2 plasma treated device showed a current similar
as the reference sample. This finding suggested that O2 plasma excited with a power
of 100 W was too energetic and could introduce additional defects on the GaN surface
before Schottky metallization. A power of 20 W was verified to be appropriate for our
application. This is “strong” to remove the residual resist but also “soft” enough to keep
GaN surface free from additional damage.
Using the same extraction methods described earlier, the ideality factor and barrier height
were evaluated and are shown in Tab.3.4. The barrier height was lower and the ideality
factor was larger for the device subjected to 100 WO2 plasma treatment, reflecting there-
fore the presence of the non-ideal thermionic emission transport mechanism due to the
surface defects. Despite the similar ideality factor and barrier height, the Is and Rs for
the non-plasma treated reference device were 2 time higher than that for 20 W plasma
treated device. This may be explained as an effect of random distribution of residual
resist on the GaN surface without plasma treatment.
Compared with other samples treated by 100 W O2 plasma in previous tests, such as the
post-annealing test samples, one sees an improved barrier height for the current sample.
This is believed to be due to material quality. As shown in the last line of Tab.3.4, a
reverse current density as low as 10−5A/cm2 under -10 V bias could be achieved. The
state of the art low leakage current density also reflected the material quality.
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Figure 3.8: IV characteristics of Pt/GaN Schottky contact in forward region (a) and in
reverse region (b) under different O2 plasma conditions
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Table 3.4: Summary of O2 plasma tests on Pt/GaN contacts
No Plasma 100 W 60 seconds 20 W 30 seconds
Fitting in the lower range
n 1.03 1.33 1.07
ΦB(eV) 1.05 0.776 1.07
Is(A) 5.8× 10−16 2.5× 10−11 3.3× 10−16
R0s(Ω) 16.4 11.6 8.27
Fitting in the higher range with Cheung’s method
n1 1.09 1.56 1.09
R1s(Ω) 15.7 7.55 7.95
R2s(Ω) 15.75 7.59 8.04
Φ1B(eV) 1.01 0.73 1.05
J@(-10V)(A/cm2) 1.68× 10−5 2.35× 10−4 1.45× 10−5
With the extracted barrier height, a reverse current was calculated using the equations
in [62], which assume tunneling as the dominant transport mechanism. The equation is
re-written below as follows:
Ir =
AsA
∗T
k
∫ qΦb0
−(Vr−Vn)
exp[−4
3
√
2m∗
~
(qΦb0 − E) 32
qξ
− E
kT
]dE (3.13)
whereVr is the reverse bias voltage, Vn the potential difference between Fermi level and
conduction band and ξ is the electric field strength.
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Figure 3.9: Comparison of the measured reverse current with theoretical calculation
after tunneling mechanism
The calculated reverse current is shown in Fig.3.9. The dependence of reverse leakage
current on the barrier height was examined by artificially altering the barrier height by±
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0.05 eV around 1 eV. As can be seen, the measured leakage current was 2 orders higher
than the theoretically obtained results, indicating that other mechanisms dominate the re-
verse leakage instead of tunneling. A possible explanation is the presence of dislocation
related leaky paths [63], which would allow larger leaky current density due to their low
barrier height.
3.4 Bridge
As discussed in the beginning of this chapter, bridges are important for characterizing the
fabricated devices. The small dimension of the anodes of the explored diodes make their
direct measurement not possible. The three different technologies employed at different
phases of this research will be discussed in this section.
Dielectric Bridge
The successful fabrication of dielectric bridges relies on the rounding off of PECVD
deposited dielectric layer to assure the continuity of bridge metal. SiNx was used as
the dielectric layer in this study. The process flow is straightforward: After isolation
etching, a SiNx layer is deposited all over the wafer. The resulting dielectric is rounded
off compared with the shape of etched mesa step. One step lithography and SF6 etching
in RIE followed this step to open the Schottky and Ohmic contact metal for accessing
it. The bridge metal was realized by conventional lift-off at the last step. The resulted
device can be seen in Fig.3.10(a).
Optical Air-bridge
The optical lithography-based air-bridge process starts with a pad metallization, where
a conventional lift-off technique is employed. The subsequent steps correspond to pil-
lar definition and bridge realization. However, alignment accuracy in this process was
limited and thus a passivation step was introduced to achieve a reproducible process.
The same process as for dielectric bridges was applied but with an additional opening on
contact pads.
The pillar step followed next. The photoresist used in this step has to be thick enough
to offer a planar surface over the nearly 2 µm thick mesa. The areas where the bridge
pillar will rest were then defined by lithography. A reflow of this photoresist layer was
performed after to achieve a smooth profile. This was important to assure the continuity
of the seed layer for electro-plating of the gold bridge. A thin metal layer which acts
as plating seed layer was then deposited by either evaporation or sputtering. This metal
layer has the additional function of isolating the pillar photoresist from the one used for
the bridges.
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(a) dielectric bridge
(b) optical air-bridge
(c) E-beam air-bridge
Figure 3.10: Devices realized in this study
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The photoresist for bridge definition was then deposited on top of the metal layer. The
development of this step did not affect the pillar resist thanks to the metal layer. To per-
form gold plating, this metal layer has to be exposed at the sample edge to allow current
flow. During plating, the current has to be controlled to avoid fast plating, which may
short the device anode and cathode. Releasing of the bridges is also of major importance.
The top layer photoresist has to be removed by flood exposure and development, rather
than remover or solvent. The seed metal layer was removed by metal etchant, which in
this study was a gold etchant. The time of etching has to be long enough to assure no
metal left, which allows easier removing of pillar photo resist layer. But the etching time
has also to be as short as possible to avoid the gold bridge being etched.
E-Beam Air-bridge
The process of E-beam air-bridge is less time consuming compared with optical air-
bridge process for two reasons: first, the alignment of lithography is guaranteed and
there is no need for passivation; second, the bridge is based on conventional lift-off,
which eliminates the plating step as well as the complicated bridge releasing step.
3.5 Conclusion
The technology approaches used in the study were described in detail. Besides the key
steps for diode realization, approaches for interconnection were also discussed, includ-
ing dielectric bridge for rapid testing, air-bridge with optical and E-beam lithography.
Optical lithography is low cost, while the E-beam lithography can be further adopted for
sub-micron anode realization, meeting the requirements for certain mixer diode applica-
tions. Successful technology results good yielding, which ensures the realization of good
quality diodes.
4 Small-signal High Frequency Characterization of GaN
Schottky Diodes
Equivalent circuit (EC) model is an effective method for analyzing high frequency semi-
conductor devices, where the electrical behavior of the device is represented by a circuit
composed of lumped elements. The parameter values of elements, as well as their depen-
dence on bias and frequency, are linked to the device physically. They are also correlated
to the material parameters, device structure, and fabrication processes. This chapter
presents the DC and small-signal characteristics of GaN Schottky diodes fabricated in
this work, based on extracted equivalent circuit models. The difficulties associated with
small-signal equivalent circuit modeling are explained and followed by a detailed dis-
cussion of the method used for GaN Schottky diode evaluation. The intrinsic elements,
i.e. junction capacitance and junction resistance are also presented for the EC models.
4.1 Current-Voltage Characteristics
The fabricated diodes had diameters between 2.5 to 20 µm, while the epi-structures had
a N− layer thickness of 300 nm and 600 nm. The analysis methods discussed in section
3.3.2 were applied for obtaining information regarding Schottky contacts from DC I-V
characteristics. This section focuses on how the extracted data may be used for further
modeling. Typical results are shown in Fig.4.1, where a large number of diodes with
various diameters have been measured to check their uniformity.
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Figure 4.2: Simulated current density contour of a diode
All curves have been normalized to the nominal anode area , so that a comparison can be
made based on current density. As can be seen the forward current density depends very
much on anode diameter, and diodes with smaller diameter have higher current density.
The current density of 2.5 µm devices is about 4.6 times higher than for 20 µm diodes.
This indicates that periphery effects have to be taken into account.
In general, electric field lines show crowding at the edge of the Schottky metal which
causes the current density at the metal periphery to be higher than in the rest of the
contact area. This can be better explained by numerically simulated results as shown in
Fig.4.2, where a current density about two times higher was found to exist at the metal
edge.
The periphery effect is in principle valid regardless of the bias. The leakage current of a
reverse biased diode depends much more on the edge current, given the high tunneling
rate resulting from the electric field peak at the anode edge. However, the measured
reverse I-V shown in Fig.?? showed that the dependence on diode diameter was less
significant. This indicates that the dominant current transport mechanism under reverse
bias is dislocation related other than simply thermionic field emission.
Conventional SPICE diode models have an area factor which accounts for model scaling.
The existence of a periphery effect and its bias dependence makes it difficult to obtain
a scalable model. In other words, diodes with different diameters need to be modelled
independently. The device selected for discussion in this chapter had only 2.5 to 10 µm
diameter.
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Figure 4.3: Definition of two port S-parameters
4.2 Small-signal High Frequency Characteristics
The high frequency characteristics of the fabricated diodes were obtained with a Vector
Network Analyzer (VNA). VNAs are the most common and most important measure-
ment equipment in the high frequency range. The operation principle is based on Scat-
tering parameters (S-parameters). The definition of S-parameters has largely advanced
the development of microwaves, as they are easier to measure and to work with than with
any other voltage- or current-based parameters.
Fig.4.3 shows the general configuration of a two-port network, where the a/b quantities
are defined by
ai =
V +i√
Z0
= I+i
√
Z0
bi =
V −i√
Z0
= I−i
√
Z0,
(4.1)
where V +i , V
−
i stands for the incident and reflected voltage, I
+
i , I
−
i stands for the incident
and reflected current. It can be seen that the a/b quantities are power related. ai, bi
correlate to the incident and reflected power of port i. S-parameters are defined in a way
that allows the evaluation of the power ratio of incident, reflected and transmitted signals
as
[
b1
b2
]
=
[
S11 S12
S21 S22
] [
a1
a2
]
. (4.2)
The measurement setup used in this work was an Agilent E8361A PNA Network Ana-
lyzer, which has a measurement frequency range of 0.01 GHz ∼ 67 GHz. The devices
could be externally biased by means of computer controlled external voltage sources
and bias tees and the VNA could measure in this way the bias dependence of the S-
parameters. A conventional Short, Open, Load, and Thru (SOLT) calibration procedure
was applied before each measurement.
Given the fact that the diodes are placed in series between the signal ports of the VNA,
as indicated in Fig.4.3, it is expected that S12/S21 provides information about the diode
itself, while S11 and S22 are affected by the parasitics at port 1 and port 2 respectively.
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Figure 4.4: S-parameter data for 4 µm diode from 100 MHz to 50 GHz
Typical results are given in Fig.4.4, where a 4 µm diode were measured from 0.1 GHz
to 50 GHz. The bias voltage was swept from -10 V to 0 V, but results for intermediate
voltages are omitted for clarity.
The difference in curves upon biasing can be explained by the capacitance increase as
the bias increases from -10 V to 0 V. Curves under 0 V correspond to better transmission,
as well as greater phase delay, related to the diode capacitance at this bias. The measured
S12 and S21 were the same due to the symmetric configuration of the diodes. S11 and S22
were almost the same due to the presented reactance which is similar for both ports. The
slight difference between S11 and S22 arises by the presence of different parasitic pad
capacitances.
Having discussed the measured S-parameters above, it can be seen that to obtain bet-
ter understanding of the diode properties by as-measured S-parameters is an involved
process. Further data treatment and analysis are required to understand the physical sig-
nificance of the S-parameters. The equivalent circuit modeling, to be discussed in the
next section, provides such information.
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4.3 Small-signal equivalent circuit modeling
Based on the measured S-parameters, the methodology used for high frequency semi-
conductor device analysis, consists of deriving their equivalent circuit to represent their
port characteristics. The elements of the equivalent circuit correspond to the device un-
der test and should ideally have some physical significance. The GaN Schottky diodes
fabricated as described in the last chapter have the cross-section shown in Fig.4.5, which
also includes the equivalent circuit of the diode.
Sapphire
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GaN n-
ohmicschottky
Pad PadR1
L1
C1 C2
L2 R2Rs
Cj Rj
CP
Figure 4.5: Cross-section of GaN Schottky diode and the corresponding equivalent
circuit model
L1/L2, R1/R2, C1/C2 correspond to the parasitic inductance, resistance and capacitance
respectively related to the anode and cathode pads and interconnects, while CP is the
parasitic capacitance between the anode and cathode. The intrinsic diode characteristics
are represented by three bias dependent elements, namely the junction resistance (Rj),
junction capacitance (Cj) and series resistance (Rs).
The parameter extraction procedure for FETs has been well established. All the elements
can be expressed to be linear functions of port characteristics (S/Y/Z parameters) and can
thus be derived by a set of operations of S/Y/Z parameter matrixes [64]. In contrast to
FETs, such a straightforward extraction method is still lacking for diodes. This is due
to their elements being entangled to each other and therefore not being possible to be
expressed individually as a function of port characteristics. Optimization by tuning the
elements towards the measured S-parameter values is the most commonly used method.
In a recent paper [65], the authors claimed to provide a straightforward analytical method
to extract parameters for high frequency diodes. However, fitting was used to derive
the junction capacitance (Cj) and a linear regression method was used to derive finger
inductance.
The modeling strategy in this study is based on a combination of extraction and fitting
to derive the initial values for the elements, followed by optimization and fine tuning of
the element values for minimum error. This procedure is described below in detail with
example data from one of the characterised diodes.
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Step 1. Parasitic elements
On-wafer high frequency measurements generally employ coplanar waveguides (CPW)
to access the active region. The effects of the CPW have to be removed to obtain ac-
curate device characteristics. The “removal” of the access CPW is implemented by de-
embedding structures, as shown in Fig.4.6. Parasitic elements of the diode equivalent
circuit correlate directly to the access section of the CPW, and can therefore be derived
from de-embedding structures.
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RF2LF2RF2 LF2
Z,tD
RG
LG
RP1
CP1
RP2
CP2
RF2LF2RF2 LF2CPP
RP1
CP1
RP2
CP2
OPEN SHORT THROUGH
Figure 4.6: De-embedding structures and the corresponding equivalent circuits
The de-embedding structures are ideally designed with the same dimension as the device,
in order to avoid any discrepancy. The open, short and through lines shown here were all
adapted from the layout of 4 µm diameter diode. Open structures are realized by simply
removing from the diode layout all other layers except the pad . Short structures shorted
the signal pad to ground through bridge fingers. Through lines are simply lines which
are used to verify the de-embedding structure quality.
The validity of the de-embedding process was tested by the through line, the character-
istics of which should correspond to a delay line with an impedance Z and delay time tD
after de-embedding. From the Fig.4.7, a physically short transmission line can be seen
after de-embedding the open and short. The resulting line was fitted to an impedance of
40 Ω and a delay time of 73 fs.
The equivalent circuit elements can be easily obtained by fitting to measured S-parameters.
Values of 10.74 fF and 10.57 fF for CP1 and CP2 respectively were found to fit well the
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Figure 4.7: S-parameters of the through line without de-embedding, de-embedded with
open structure (denoted as DO) and de-embedded with open short (denoted as DOS)
Phase(Sii) of open structures, while 5 Ω for both RP1 and a RP2 were found to fit the
Magnitude. A CPP of 0.75 fF was found to satisfy the Phase(Sij) indicating weak cou-
pling between the two signal pads. Both measurement and fitted data are shown in the
figure below.
As far as the pad capacitance is concerned, it’s convenient to utilize an extraction rather
than optimization method. With the assumption of no pad resistance existing (i.e. RP1
and RP2 being omitted), the pad capacitance can be simply expressed as
CPi =
Im(Yii + Yij)
ω
(4.3)
where i and j denote pad 1 or 2, and ω is the angular frequency.
Using the equivalent circuit fitted here, the validity of the extraction method can be
checked by artificially tuning RPi. The results are shown in Fig.4.9, where only CP1
is given for simplicity. While keeping CP1 constant at 10.74 fF, the S-parameters of the
equivalent circuit were calculated for RP1 being artificially set to 5, 25, 50 Ω. The pad
capacitance was extracted based on Eq.4.3 and compared with the real value of 10.74 fF.
The deviation of the extracted from the real value becomes greater for larger RP1 and
higher frequency. However, a maximum error of 0.3 fF resulted for RP1=50Ω and a fre-
quency of 50 GHz. This indicates that the directly extracted pad capacitance discussed
here is accurate enough.
For short structures, the elements of concern are the finger inductance and resistance,
which can be extracted from the Z-parameters after de-embedding from the “open” struc-
ture. The corresponding Z-parameters are denoted by the suffix “S-O” in the formulas
below:
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YS−O = YShort − YOpen
LF1 =
Im(ZS−O,11 − ZS−O,12)
ω
RF1 = Re(ZS−O,11 − ZS−O,12)
LF2 =
Im(ZS−O,22 − ZS−O,21)
ω
RF2 = Re(ZS−O,22 − ZS−O,21)
LG =
Im(ZS−O,12)
ω
=
Im(ZS−O,21)
ω
RG = Re(ZS−O,11 − ZS−O,12)
(4.4)
The values extracted from the short structure are given in Fig.4.10, from which one finds
that the equivalent inductance of the fingers is about 45 pH and the resistance about 0.5
Ω. The path from finger to ground was found to be equivalent to an inductance of 3 pH
with a resistance below 0.1 Ω.
Step 2. Junction Capacitance
The junction capacitance can be extracted from the imaginary part of Yij in the low
frequency range, as shown by Eq.4.5 [65], given the fact that junction capacitance dom-
inates the impedance at this frequency range while series resistance and inductance are
negligible. This is justified by simply calculating the impedance at lower frequency for
a capacitor, resistor and inductor with values representative of a diode.
The capacitance extracted from Y12 (denoted as CY 12) of the 4 µm diameter diode studied
here is shown in Fig.4.11, where the results after de-embedding are also given. The
extracted CY 12 is not exactly constant over the entire frequency range measured, due to
the greater impact of inductance (as measured) versus frequency or series resistance (de-
embedded). In any case, the resulting values of CY 12 at lower frequency remain without
considerable change, which validates this method. The CY 12 at 250 MHz was used for
further C-V fitting.
CY ij =
−Im(Yij)
ω
= Cj0(1− V
Vbi
)−
1
2 + Cpp (4.5)
The resulting CY 12 vs. Vbias is shown in Fig.4.12. It’s worth noticing from the diode
equivalent circuit that CY 12 is the combination of Cj and CPP , and both have to be
derived by fitting the curve using Eq.4.5 [65]. The fitted results were listed in the inset of
the figure. The junction capacitance was obtained simply by subtracting the (CPP ) from
CY 12. The fitted junction capacitance at 0 V (Cj0) and built-in voltage (Vbi) , together
with the grading factor of 0.5 for constant doping profile, describe the C-V characteristics
of the diode under study in the SPICE model.
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Figure 4.12: Extracted CY 12 versus bias voltage
Step 3. Optimization
The analysis of DC IV characteristics and high frequency small signal S-parameters al-
lows the complete derivation of the equivalent circuit elements. The deviation of the fit-
ted S-parameters from the measured ones is described by the error function of Eq.4.6,
ErrorSij = Mag(S
simu
ij − Smeasij ) (4.6)
This error function represents physically the distance between two S-parameter points
on the polar plane. By employing this error function, one can perform a fine tuning
of the element values to further decrease the error. The errors resulting between fitted
and measured S-parameters are shown in Fig.4.13 versus frequency for selected bias
voltages. S12 is identical to S21, and therefore the error of S21 was omitted. The figures
in the left column of Fig.4.13 were obtained using parameters from the above analysis.
It is worth mentioning that Rs was assumed to be a fixed value in the above analysis,
which physically relates to the resistance of the N+ layer and contact resistance. The
resulted errors indicate that the above equivalent circuit fits the measurements very well.
However, the undepleted N− layer also plays a role in the derivations and results in a
bias-dependent resistance [66]. Such a feature can be fitted by tuning Rs at each bias
voltage towards smaller errors. The bias dependent Rs obtained in this way is shown in
Fig. 4.14 and the reduced S-parameters error is shown in the right column of Fig.4.13
for comparison.
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Figure 4.13: Errors of fitted S-parameters over measurements, with fixed Rs (left-
column) and bias dependent Rs (right-column)
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Table 4.1: EC Parameters of 4 µm diode
parasitics
RP1 5Ω RP2 5Ω
CP1 10.74 fF CP2 10.57 fF
CPP 2 fF
RF1 0.5Ω RF2 0.5Ω
LF1 45 pH LF2 45 pH
intrinsic
Rj 10 kΩ Cj 5.5∼27.9 fF
Rs 30∼50Ω
Summary
The modeling flow used in this work is summarized in Fig.4.15, and was implemented
with the help of in Agilent ICCAP. Once again, it is worth pointing out that the nature of
the intrinsic parameters requires an optimization-based modeling method using a circuit
simulator, where all the intrinsic elements are varied together to obtain a minimum error
from measured data. This impacts the modeling procedure in two ways.
1. Taking the bias dependence of Cj into consideration, a standard diode SPICE model
would be beneficial for performing optimization in ICCAP. Without it, the use of a lump
capacitor for representing Cj will require lengthy optimization, depending on the total
number of bias points.
2. Due to the GaN material, Rs has greater impact on the port characteristics than using
more traditional materials. Rs is set to a fixed value for the first optimization step, while
further tuning of Rs at each bias point is necessary to permit good matching between
simulated results and measured data.
The realized modeling procedure proved to be highly efficient and accurate.
The derived EC elements of this 4 µm diode are summarized in Tab.4.1. Diodes with
other anode diameters have the same pad dimensions, but differ in the dimensions of
air-bridge width. Thus the pad parasitics remain the same as the diode analyzed here,
while the finger parasitics change slightly.
4.4 Results
The main objective of modeling is to find the values of intrinsic elements, which rep-
resent the core part of the Schottky diode. This objective was reached by the modeling
method described in this chapter, which allowed to evaluate the bias and diameter de-
pendence of the Cj and Rs as shown in Fig.4.16. The evaluated Cj and Rs for different
diameters provided a good reference for circuit design.
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Figure 4.16: Extracted intrinsic parameters of diodes diameter from 2.5 to 10 µm
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The diode cut-off frequency (fc), defined in Eq.2.12 was calculated from Cj and Rs and
is shown in Fig.4.17. Higher operation frequency is shown to be possible for smaller
anode diameter diodes. For example, a cut-off frequency of 1.2 THz is expected from
2.5 µm size anodes, while 400 GHz are expected from 7.5 µm size anodes.
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Figure 4.17: Calculated cut-off frequency from extracted Cj and Rs
The diode cut-off frequency is defined by the inverse of the RC time-constant, where R
and C correspond to the diode’s Rs and Cj . This implies an intrinsic physical limitation
on diode operation frequency as determined by Cj and Rs. fc is correlated to harmonic
conversion efficiency as shown in Fig.2.4. fc becomes higher for either a smaller Cj
or Rs. Rs is in practice more important since a smaller Cj is corresponding to lower
power handling capability. The obtained Rs in this work is high compared with that of
GaAs-based diodes, leaving therefore room for improvement.
4.5 Conclusion
This chapter presented the characteristics of fabricated GaN Schottky diodes. High fre-
quency small-signal measurements were performed for diodes with variable diameter
and bias voltage values. The obtained S-parameters were analyzed by Equivalent Cir-
cuit modeling. This provided information on the Schottky junction and the way it is
described by intrinsic elements of the EC model. The difficulties arising from periphery
effects, dislocation assisted reverse current, as well as the way intrinsic elements interact
with each other were explained. A modeling procedure was established and explained in
detail using a 4 µm device as example. The obtained intrinsic elements were shown for
different diode diameters and the diode cut-off frequency was derived.

5 Large-Signal On-wafer Characterization
On-wafer measurements are attractive for high frequency device/circuit characterization
and modeling, due to the flexibility and convenience they offer. Looking at the past mul-
tiplier varactor research, one distinguishes two main areas of work, devices and circuits.
Research on devices focuses on the epi-structure design and device geometry optimiza-
tion, and key figures-of-merit like cut-off frequency (where series resistance and junction
capacitance are included by definition) are used as performance indicator. These do not
specify frequency multiplication related parameters such as conversion efficiency and
maximum power, that are very useful for certain application. Multiplier circuit design
requires considerable modeling effort for the varactor, matching/filtering at input/output
and assembling the varactor into a waveguide, till the multiplication characteristic can
be evaluated. The complexity of the design arises from the nonlinear nature of the de-
vice/circuit, which prevents one from an easy, direct evaluation of the multiplication
performance. An attempt has been made in this work to explore the possibility of pre-
dicting the multiplication performance by on-wafer measurements, namely by a Large-
Signal Network Analyzer (LSNA) as well as harmonic load-pull, instead of building a
test waveguide circuit.
This chapter starts with a brief introduction on LSNA, where the setup schematic, op-
eration principle as well as the way it can be applied to diode characterization are ad-
dressed. It is followed by the obtained results and their analysis applied to the fabricated
GaN Schottky diodes. The measurement procedure and typical results are given first,
followed by their interpretation. The measurements performed for GaN Schottky diodes
include bias sweep, power sweep and harmonic loadpull. Different aspects of diode
operation will be revealed with the help of LSNA.
5.1 Measurement Setup
Introduction on LSNA
The concept of S-parameters and the realization of commercial instruments for measur-
ing them, have been successfully applied to the measurement, modeling and design of
microwave devices and circuits. However, this is applicable under the assumption that
the devices or systems behave in a linear way, i.e. when the nonlinear properties are not
dominant and can thus be ignored. As technology is further developed, a large num-
ber of devices and circuits are required to operate in nonlinear region, as for example
the case of high efficiency power amplifiers that require operation closer to compression
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point[67]. Under such circumstances the device performance can not be easily described
by S-parameters and nonlinear measurements are highly demanded to provide insight
into the device operation.
There are mainly two methods demonstrated for nonlinear measurements [68]: these
are based on a Large Signal Network Analyzer (LSNA) and Nonlinear Vector Network
Analyzer (NVNA). These two methods are differentiated by the way of down-converting
the signal to test, LSNA is sampler-based, while NVNA is mixer-based. In order to
capture accurately time-domain waveforms, the calibration of signal power and phase is
an absolute requirement.
The setup used in this research is a Maury MT4463A, whose block schematic is shown
in Fig.5.1. The incident and scattered voltage waves are firstly sensed by couplers at
both DUT ports. After attenuation, the sensed signals are sent to an RF-IF converter,
which converts all the spectral components coherently to a lower frequency “copy”. The
resulting “copied” low frequency signals are further digitized by ADCs and collected by
a control PC for data processing. The RF-IF converters decide the input bandwidth of
the LSNA, which is 600 MHz to 50 GHz for MT4463A. The operation principle and
calibration of the LSNA is beyond the scope of this thesis. A detailed introduction of it
can be found in [69].
DUT
Coupler
A1 B1
Coupler
A2B2
Attenuator
Attenuator
Attenuator
Attenuator
10 MHz
Clock
IF
Gen
Source
50 Ω
Load
A
D
C
A
D
C
A
D
C
A
D
C
Sampler based downconversion
Computer
Figure 5.1: simplified block schematic of sampler-based LSNA
The results provided by LSNA can be in the format of voltage/current (V/I), incident/reflected
voltage waves(A/B), time domain, frequency domain or envelop domain. Both A/B and
V/I formats were used in our measurements and their significance is explained in Fig.5.2.
They are equivalent in terms of information contained, and can be inter-converted using
Eq.5.1.
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B1
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B2V1 V2
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Figure 5.2: Port quantities definition in the measurement

V1 = A1 +B1, I1 =
A1 −B1
Z0
V2 = B2 + A2, I2 =
B2 − A2
Z0
(5.1)
where, Z0 is the characteristic impedance, normally equal 50 Ω.
Load pull is a common method used for transistor or circuit characterization. It provides
information about the best load impedance for maximum output power or maximum ef-
ficiency by simply varying the load impedance systematically within a certain range.
Load-pull is an exhaustive characterization technique, requiring measurement of numer-
ous impedance points, from which the best load impedance is chosen. Load-pull systems
can be classified into two types depending on the technique used for the impedance tuner,
which maybe either passive or active. Conventional passive tuners, either electrome-
chanically tuned or electrically tuned, provide a limited reflection factor (Γ), usually not
exceeding 0.8 [70]. Active load-pull employs an additional signal generator which in-
jects a signal into the DUT to analogue the reflected signal from load. According to the
operation principle, the equivalent signal "reflected" by the "load" does not rely on the
outgoing signal from DUT and thus a reflection factor as high as 1 can be obtained. A
active load-pull system is used in this study as dictated by the fact that the S22 of the
diodes has been measured to be larger than 0.9.
Applications of LSNA
LSNA has been applied to various types of devices and applications. In some cases, a de-
vice or circuit is characterized under exactly the same conditions (Bias voltage, incident
power, input/output impedance etc.) as it will be used in a circuit or subsystem. Thus the
measurement results represent the behavior of such device/circuit under real operation
conditions. The results obtained are then used directly for circuit design/verification or
diagnose.
As an example, efficiency enhancement of a power amplifier was demonstrated by time-
domain waveform optimization [71]. By carefully tuning the load impedance at harmon-
ics, the voltage and current waveforms may be monitored to obtain minimum overlap of
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the voltage and current. A PAE as high as 84% at 1.8 GHz was achieved in this way.
LSNA is also used as diagnostic tool for devices and circuits. The non-ideal characteris-
tics of a mixer were identified by LSNA measurements with a special odd multisine IF
signal [72].
In most cases, the devices or circuits under test need to be modelled for subsequent use
in circuit simulation. Models are simply divided into two categories, equivalent circuit
models formed by lumped elements and behavioral models. Models were developed to
take into account the nonlinear effects, where LSNA techniques are very useful. Op-
timization can be applied to an equivalent circuit model by considering the waveforms
provided by LSNA [73]. Behavioral models, however, consider the DUT as a black box
and simply describe the relationship between the port quantities. The port quantities can
be either in time domain, like V/I or frequency domain i.e. A/B. The so called Cardiff
model applies in time domain, [74] and has been applied to LDMOS and HBT [75, 76] .
A frequency domain behavior model was built for power amplifiers [77], where a table-
based model described the transmitted and reflected waves as a function of the incident
wave at both ports.
5.2 Large signal measurements of GaN Schottky diodes
5.2.1 LSNA with 50 Ω load
The default port impedance for LSNA is 50 Ω, as in most microwave measurement equip-
ment. GaN Schottky diodes were characterized with the default load impedance first.
The measurement configuration is shown in Fig.5.3. A power source with an intrinsic
impedance of 50 Ω provides the incident power. Part of the power is absorbed by the
diode and delivered to a 50 Ω load. The time-domain voltage and current waveforms at
both anode and cathode are monitored by LSNA.
Two parameters can be swept in order to evaluate the nonlinear properties of the fabri-
cated diodes, the power or bias voltage. By means of power sweeping, the bias voltage is
fixed normally in the middle of the expected working range. Step by step increase of the
power from small to large values allows the RF voltage swing to cover the entire working
range. Bias voltage sweeping requires, however, the power to be relatively small. Then
the minimum/maximum bias voltage has to be chosen to allow the RF voltage swing
reach the lower/upper boarder of the full working range. Both methods can provide use-
ful information for a diode under large signal operation. For the diode study here a high
reactance impedance is present. As a result, a big part of the incident power is reflected.
The expected RF voltage swing cannot be achieved even with the highest power available
from the setup. Thus bias voltage sweeping is more practical for this purpose.
The results obtained by LSNA are in phasor form for either V/I or A/B, which con-
tain naturally all harmonics from DC to the highest specification frequency of the setup.
Given the maximum frequency of 50 GHz for LSNA, the fundamental frequency was
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Figure 5.3: Configuration of measurement with 50 Ω
chosen to be 14 GHz. This choice was based on the availability of a power amplifier at
this frequency as well as the harmonics that can be characterized. Thus the output typ-
ically contains four frequency components, DC, 14, 28 and 42 GHz, by which the time
domain waveforms can be accurately represented. The power level beyond 4th harmonic
order was small, and could thus be neglected.
Time domain waveforms
Fig.5.4(a) shows typical time domain waveforms obtained from diode characterization.
The I-V locus plot of time domain V/I waveforms was found to be easier to interpret
than I/V-t plots by avoiding curve crowding. The current follows the RF voltage signal
periodically thus forming the circle locus curves on the I-V plane. The space between
each I-V circle represents the bias sweep step. Most of the spaces are uniform and equal
to the value used here, i.e. 0.2 V, except when the RF voltage swing reaches 0 V, which
indicates a pronounced nonlinearity. Comparing the I-V locus plots obtained by bias
sweeping, the following could be concluded regarding the diode operation.
1. Significance of the locus curve. Each I-V locus curve is the instant current and voltage
amplitude presented at the diode in one signal cycle. The product of current and voltage
stands for the power of one signal cycle, thus the the area of a I-V locus curve stands
for the power exchange between the diode and source. The shape of the locus curve
corresponds to the nonlinearity characteristics of this operation region, while an irregular
shape implies greater nonlinearity.
2. Bias dependence. As Schottky diodes show larger capacitance under a less negative
bias voltage, the instant current is greater due to a larger displacement current required
for charging/discharging the junction capacitance. Correspondingly, the power exchange
is higher. This also explains the deformation of I-V locus curves, i.e. the nonlinearity is
enhanced as the capacitance varies more.
3. Diameter and frequency dependence. The same principle applies when the diode
diameter increases or the working frequency increases, i.e. the displacement current will
be higher for the above cases and thus the power will also be higher.
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Figure 5.4: (a) Typical time-domain waveform in I-V plot; (b) Q-V relation obtained
by integration of current over time. The device is 10 µm on 600nm N− GaN layer,
measured at 15 dBm source power and bias sweeping
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Time-domain waveforms contain essential information. However, a comparison between
different devices and measurement conditions is not straightforward. Thus the time do-
main waveforms were further processed to compare the junction capacitance and the
power performance.
Instant C-V under large-signal driven
The charge transfer driven by the RF voltage at the diode terminals leads in the generation
of RF current. In light of this, it’s worth comparing the total electron charge displaced in
one RF signal cycle, forward or backward. This is calculated by integrating the current
over time. Giving the periodic change of the input signal, the amount of moved charge
starts from 0 in the beginning, and reaches a maximum value at half period, returns
afterwards back to 0 by the end of the period and repeats the same cycle over the next
period. Fig.5.4(b) shows how the total amount of charge increases over a half cycle,
i.e. by a monotonous increase from the lowest voltage peak to highest voltage peak. As
expected, the calculated total amount of charge increases when the bias voltage shifts
towards 0 V.
An instant capacitance under large signal condition can be obtained by the differential
of the charge over the RF voltage swing. Since the charge is instantaneously following
the RF voltage swing, the capacitance calculated in this way corresponds better to the
conditions encountered by the diode under real operation than under quasi-static and
small-signal capacitance measurement conditions. Fig.5.5 shows the instant capacitance
results versus instant voltage. The sharp capacitance decrease or increase is due to the
RF voltage swing changing polarity, where the gradient of the voltage swing is infinitely
small. By ignoring this abnormal part of the curves, several curves corresponding to
different bias voltage, trace out the C-V relationship. The observed trend resembles
the values extracted from small-signal measurements, but the minimum capacitance was
larger than the small-signal one, while the maximum capacitance was smaller. In other
words, the Cmax/Cmin ratio evaluated by LSNA was smaller. There is consequently
a difference existing in the diode capacitance derivation from small-signal equivalent
circuit modeling and large-signal evaluation.
With increased source power, the input RF voltage swing becomes larger. The instant C-
V relations derived under such a condition and shown in Fig.5.6, can be used for better
comparison. The source power applied to devices with 300 nm thick N− layer was 18
dBm, while it was 23 dBm for its 600 nm counterpart. The instant capacitance calculated
shows a lower minimum capacitance for a 600 nm than 300 nm thick N− layer. However,
due to the overall larger charge stored in the 600 nm thick N− layer, the capacitance is
larger when the voltage is not negative enough. Note that the 0 V condition was not
achieved by RF voltage swing, and it was not therefore possible to compare the instant
capacitance at 0 V directly. This larger maximum and smaller minimum capacitance are
expected to offer higher power handling capability. These figures also show a deviation
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Figure 5.5: Derived instant Capacitance-Voltage relationship (solid lines), in compari-
son with extracted Capacitance from Small Signal condition (scatter dots)
of the instant C-V from the small-signal derived C-V characteristics, which manifests the
necessity of performing large-signal measurements.
Power handling characteristics
The power handling capability of the fabricated devices was extracted from LSNA mea-
surement results, using the same way of analyzing the time-domain waveforms as re-
ported in Chapter 2. The measurements were performed with fixed bias voltage but the
source power was swept. Then a source power level was chosen for each device under
certain bias voltage to allow a voltage swing between 0 V and double the bias voltage. A
comparison was made based on the same large-signal voltage waveform of each diode.
The two wafers discussed in the last section were compared in fig.5.7 for their power
handling capability under the conditions explained above. Diodes with diameters ranging
from 2.5 µm to 15 µm were characterized with a bias of -4 V and -6 V. These bias
voltages were chosen to ensure the same voltage swing for all diodes.
Thanks to the greater capacitance of larger diameter diodes, the power handled is higher,
and a value of about 100 mW was found for it in case of a 15 µm diode biased at -6 V. For
the -4 V biased condition, this value is about 40 mW. Despite the thickness difference,
the absorbed power is quite similar for diodes with same diameter and bias voltage.
However, the reactive power for the diodes on 600 nm N− layer wafer is lower than the
ones on 300 nm N− layer wafer. This is interpreted by a larger resistance arising from the
thicker N− layer, as already seen in the simulation results. Fig.5.8 shows the percentage
of the ratio of power loss over the absorbed power. The loss depends strongly on the
diode dimension. The ratio decreases as the diameter increases. When the diameter is
larger than 10 µm, the ratio becomes less dependent on the diode diameter. For the cases
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Figure 5.6: calculated instant Capacitance-Voltage relationship. Comparison of 300
nm N− GaN layer with 600 nm N− GaN layer, with device diameter from 2.5 µm, to
10 µm.
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shown in the figure, the 600 nm N− layer wafer has a higher loss ratio than the 300 nm
N− layer design.
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Figure 5.9: Configuration of measurement with load-pull at 2nd harmonic
5.2.2 LSNA with harmonic loadpull
The discussion above addressed the characteristics of GaN Schottky diodes under large-
signal conditions. However, due to the mismatch between the diode output and 50 Ω load,
the harmonic power at the load is weak. In order to explore the nonlinearity of the diodes
by considering the harmonic output of all orders, harmonic load-pull was employed to
match the diode’s output and allow maximum power of second harmonic transfer to
load. The measurement setup is shown in Fig.5.9, where the only difference from the
previous setup configuration is that the 50 Ω load has been replaced by an active load-
pull, which is realized with an additional signal source operating at the second harmonic.
The fundamental frequency was chosen to be 14 GHz. Thus the maximum frequency of
50 GHz for LSNA allows to obtain harmonics up to third order. It has to be noted that
96 5 Large-Signal On-wafer Characterization
the active load-pull allowed the presence of a variable load impedance at 28 GHz, while
the load impedance for fundamental and third harmonic remained at 50 Ω.
Searching of the optimum load impedance was performed first, by varying the amplitude
and phase of the generated 2f signal. Once the optimum load impedance was found,
the source power was swept to the maximum of the setup capability in order to explore
the maximum diode potential. Typical time domain waveforms are shown in Fig.5.10,
where a diode of 7.5 µm diameter on 300 nm thick N− layer was measured with a bias
of -6 V. The operation range was chosen to be similar for comparison purposes and
corresponded to -12 V to 0 V as shown in Fig.5.10(a). Other than the circular shape
I-V locus in the 50 Ω load case, the cathode I-V locus was crosslinked, which indicates
enhanced harmonic amplitude. This is evidenced by the remarkably increased amplitude
of the second harmonic as shown in the separate V-T and I-T waveforms of Fig.5.10(c)
and Fig.5.10(d) respectively.
Comparison of output power was made based on the same operation range as for the 50
Ω load case. The total output power (sum of all harmonics) is shown in Fig.5.11(a) for
different anode diameters, N− thickness and bias. As a result of increasing the diameter,
the total output power was found to be proportional to the anode area. A greater operation
range indexed by bias voltage also caused higher output power. The dependence on N−
thickness was not significant.
The ratio of the 2nd harmonic power over the total output power, shown in Fig.5.11(b),
reflects the nonlinearity of the diodes. Enhancement of harmonic generation has been
found to arise from better matching of the load impedance at the 2nd harmonic.
It is worth mentioning that the voltage range chosen was only for comparison purposes,
while the maximum capability of the diodes under study was not fully explored, since
it required higher input power for achieving fully driven conditions that were not pos-
sible. Moreover, a high power driving condition could not be achieved due to the input
mismatch between the diode and source. An attempt was made for diodes with 2.5 µm
diameter, as shown in Fig.5.12. The measured device was driven by source power as
high as 23 dBm, however, the corresponding power absorbed by the diode biased at -6
V was 9 dBm. The corresponding voltage range extended from -16 V to 1 V. The con-
version loss was defined as the 2nd harmonic power over the an absorbed power by the
diode. It was found that it would achieve a saturated value of -10 dB for absorbed power
above 5 dBm, which was about 10% in the linear scale. Considering the high loss and
low reactance power offered by the 2.5 µm diodes, larger diodes are expected to provide
higher power as well as 2nd harmonic power.
One should keep in mind that the measurement performed here matched only the 2nd
harmonic at the output. Thus for frequency doubler circuits, where the input is matched
and the harmonics are well isolated, the conversion of fundamental frequency to 2nd
harmonic would be inherently better. Overall, LSNA measurements provided basic in-
formation on the large-signal performance of the GaN Schottky diodes.
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Figure 5.10: Time-domain waveforms of optimum load compared with 50 Ω load case.
The results shown a diode of 7.5 µm diameter on 300 nm thick N− layer, biased at -6
V.
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5.3 Conclusion
Diode characterization under large signal conditions was performed using LSNA and
on-wafer tests. This novel characterization method allowed access of the time-domain
large-signal waveforms of GaN Schottky diodes. The characterization demonstrated in
this chapter allowed parameters such as instant capacitance, total power, reactance power
to be derived under large-signal conditions and opened the way to the understanding of
the large signal diode operation.
The described LSNA method can be standardized to provide rapid evaluation of diodes.
This is important for device development as the case of Schottky diodes based multipli-
ers, where the performance can not be easily predicted until a circuit is realized.

6 Circuit applications of GaN Schottky diodes for Signal
generation and Control
This chapter presents two GaN Schottky diode applications, frequency multipliers for
signal generation and phase shifters for signal control. To enable circuit simulation, a
large-signal equivalent circuit model of the diodes was developed. The applicable mod-
eling techniques will be first briefly reviewed. Frequency doubler circuits have been sim-
ulated using an equivalent circuit (EC) model, combined with a harmonic load-pull ap-
proach to achieve maximum output power. The use of GaN diodes in T-phase shifters was
also explored. The diode capacitance required for such applications was obtained from
theoretical analysis of T-phase-shifter circuits. Phase shifter MMICs were designed, fab-
ricated and tested.
6.1 Large-signal modeling of GaN Schottky diodes
6.1.1 Review of large-signal modeling of semiconductor devices
The device modeling discussed in this chapter aims in finding a mathematical descrip-
tion of the device port parameters. The mathematical description has to represent sat-
isfactorily the device characteristics, but be also incorporated into circuit simulators. A
brief review of modeling techniques is reported first to facilitate the understanding of
this task. As shown in Fig.6.1, modeling can be categorized with respect to three as-
pects [78]. First, the domain in which the measurements will be performed has to be
selected with respect to the targeted application. This can be frequency-domain, time-
domain or mixed-domain. The representation of the device under test can be in form of
an equivalent circuit or a black-box. The latter one is also known as behavior model or
measurement-based model. The “black-box” notation is associated with a model describ-
ing the relations of the port quantities, the so-called state-function, without knowing the
information contained in the box. The equivalent circuit model, however, requires previ-
ous knowledge of the device operation principle. Moreover, the principle has to be well
described by lumped circuit elements. The parameters linked in the models have to be
determined by numerical techniques. If the measurement results can be expressed ana-
lytically by a series of equations with the desired parameters as independent variables,
the parameters may be obtained easily by solving the equations. De-embedding of the
parasitic elements from small-signal S-parameter results is one of the examples appli-
cable to this case. Should this not be the case, a numerical method is applied to search
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the value of the desired parameter within certain range and use the one fitting the results
best.
Modelling
Frequency Domain
Time Domain
Domain
Representing Technique
Equivalent Circuit
Black Box
Extraction
Optimization
Figure 6.1: 3 aspects of modeling
With the development of large signal characterization instruments, models to which large
signal measurement results can be applied have emerged. Examples of such models
have been mentioned in chapter 5 [69, 74]. According to the discussion above, one
expects behavioral models to be very attractive with respect to equivalent circuit models,
due to the fact that it is much more convenient to derive state-functions than obtaining
equivalent circuit elements. Behavioral models can be build based on the time domain
waveforms, a good example of which is the Cardiff model [79]. Time domain waveforms
of a two-port network can be expressed as I1(ω) = A0·δ(ω) +
∑
An·V nIN(ω)·δ(ω − 2pi·n·f0)
I2(ω) = B0·δ(ω) +
∑
Bn·V nIN(ω)·δ(ω − 2pi·n·f0)
(6.1)
where VIN is input stimulus, n is the order of harmonics, f0 is the fundamental frequency.
The coefficientsAn andBn correlate the input stimulus VIN in a way that physical mean-
ing can be provided to the Y parameters. A0 and B0 are in fact the DC components of
the current waveforms. It’s desirable that An and Bn depend on bias conditions, input
voltage stimulus, as well as load impedance,
An =
I1(nf0)
V nIN(f0)
= F1(|VIN |,ΓLoad, VDC,IN , VDC,OUT )
Bn =
I2(nf0)
V nIN(f0)
= F2(|VIN |,ΓLoad, VDC,IN , VDC,OUT )
(6.2)
By look-up tables forAn andBn, circuit simulators can quickly evaluate the port currents
at given conditions. The implementation of this model has been demonstrated in ADS
for LDMOS [75] and HBTs [76].
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Frequency domain-based behavioral models employ traveling voltage waves as indepen-
dent variables. The reflected wavesBpm are expressed as a spectrum mapping function[69],
Bpm = Fpm(A11, A12, · · ·, A21, A22, · · ·) (6.3)
where A is the incident wave and B the reflected wave while subscript pm stands for the
mth order harmonic at port p.
This spectrum mapping function has been used to define S-parameter [80], which follow
the same physical definition as small-signal S-parameters but also take harmonics into
account. Thus the subscript of a S-parameter element has four number, two of them
stand for the port while the other two stand for the harmonic order. An element Sijkl
is associated to the ratio of the outgoing wave at port i with harmonic order k over the
incoming wave at port j with harmonic order l. The letter S is used to allow differenti-
ation from small signal S-parameters. Considering three harmonic orders for a two-port
network, the S-parameter matrix has 36 elements. This function is non-analytic, and can
therefore only be derived in a table-based approach.
By taking the phase ofA11 as reference, and linearizing around the large signal operation
point, a model called Poly-Harmonic Distortion (PHD) [69] is formed. This can be
expressed as:
Bpm =Kpm(|A11|)P+m
+
∑
q,n6=1
Gpq,mn(|A11|)P+m<AqnP−n
+
∑
q,n6=1
Hpq,mn(|A11|)P+m=AqnP−n,
(6.4)
whereby
P = ejφ(A11)
Kpm(|A11|) = Fpm(|A11|, 0, ...0)
Gpq,mn(|A11|) = ∂Fpm
∂<AqnP−n | |A11|,0,...0
Hpq,mn(|A11|) = ∂Fpm
∂=AqnP−n | |A11|,0,...0,
(6.5)
This is in fact the mathematic foundation of Agilent X-parameters. Eq.6.4 suggests that
to construct the model, it is necessary to perform a three-step measurement. First, a large
signal has to be applied, from which the Kpm parameter will be determined. Then a
small signal has to applied together with the existing large signal over all the ports and
harmonics. In a third step, step two is repeated with a phase rotated small signal. Having
results from all three steps, the equation can be solved to determine the Kpm, Gpq,mn and
Hpq,mn parameters.
Thanks to the PHD model, it is possible to extract data about parameters that have not
been measured by extrapolation. However, work reported by the Cardiff group indicates
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that it’s best to simulate accurately under conditions corresponding to those used for
model extraction [81]. In case of time domain models used in nonlinear circuit simu-
lation, such as harmonic balance or envelope analysis, the simulation algorithms have
to transform back and forth between time and frequency domain. Frequency domain
based behavioral models are therefore attractive for simulation [82]. Behavioral models
in both domains face the same problem in data size when the measurement density and
numerically independent parameter increases.
The validation of a model depends very much on the used characterization conditions.
In typical PA design, it is required to specify the load impedance, input power and bias
condition. These parameters can be easily varied in a measurement, thus the validation of
the model for specific application is guaranteed. In case of the diode multipliers studied
in this thesis, filters are required to isolate the input fundamental signal and output har-
monic signal. As depicted in last chapter, the output power at f0 is maintained at around
50% of the total output power. If a filter working at f0 is placed at the output side of the
diode, this power will be reflected back into the diode and enhance the output at 2f0. The
lack of such filters during measurements make it harder to predict the performance of a
diode as doubler based on the measured data.
6.1.2 GaN Schottky Diode Modeling
Considering the various modeling approaches applicable to diodes, it appears that the
most practical and efficient approach is the one based on parameter extraction using small
signal S-parameter measurements and optimization/verification combined with large sig-
nal measurements. The large-signal model will in this case replace the bias dependent
components in the small-signal model with a mathematic description, which allows the
circuit simulator to perform simulation under non-static operation conditions. In the case
of diodes, the bias dependent components correspond to Rj , Rs and Cj , which are ex-
tracted using as EC modeling technique of small-signal S-parameters. The implementa-
tion of this approach is discussed further in this section. The developed large signal mod-
eling and optimization procedure resembles a “LEGO” piecewise method as described in
[83], where Symbolically Defined Devices (SDD) in ADS have been employed[84].
The realized model is composed of four building blocks as shown in Fig.6.2, where
“DIODE1” was used to represent the forward current and breakdown voltage, “SDD1P1”
stands for Rj for reverse DC current, “SDD1P2” for Rs and “SDD_cap” for the Cj . The
four building blocks are discussed below in detail in terms of their roles and the way they
can be derived.
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Figure 6.2: Large signal diode model schematic for GaN Schottky diodes
DC I-V Representation
The SPICE model of diodes considers a diode whose I-V characteristics can be described
as a set of equations[85], where the current in the operation range (between reverse
breakdown and heavily forward conduction) is given by Eq.6.6.

Id = Is(e
Vd
n·VT − 1), −10 · n · VT ≤ Vd ≤ Vmax
Id = Is(e
−10 − 1) + Is
n · VT e
−10(Vd + 10 · n · VT ), Vbr ≤ Vd ≤ −10 · n · VT
(6.6)
where n is the ideality factor, Is the reverse saturation current, VT the thermal voltage,
Vmax the maximum forward voltage and Vbr the breakdown voltage.
The forward conduction current of the GaN Schottky diodes studied here was modelled
easily by the first equation, where the values of Is and n were obtained by fitting of
the forward I-V characteristics. However, the current in the reverse bias region given
by these equations is nearly of the same order as Is. This implies that for the GaN
Schottky didoes studied here, the reverse leakage can not be modeled in a simple way.
The alternative solution used was a SDD symbol whose resistance was fitted to represent
a bias dependent Rj in the reverse bias region. This component was placed in parallel
with the diode component based on the SPICE model, as shown in the resulting model
schematic of Fig.6.2.
Rs Representation
As discussed is section 4.4, a bias dependent Rs was found to be more appropriate for
GaN Schottky diodes than a constant Rs value. The validity of this statement will be
further proved using the phase shifter circuit results of Section 6.3. For the diodes under
study, their Rs was found to be exponentially changing with bias, thus an exponential
function was applied. Fig.6.3 shows an example of how the Rs was fitted.
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Cj Representation
Cj and its dependence on bias voltage were extracted from small-signal S-parameter as
discussed in chapter 4. These data set up the basis for the evaluation of the large-signal
model of Cj . The SPICE model of the diode describes Cj as follows
Cj = Cj0(1− Vd
Vj
)−M (6.7)
where Cj0 is the capacitance at 0 V, Vj the barrier height andM the grading factor, which
is 0.5 for a constant doping epi-layer.
For the GaN Schottky diodes under study, the C-V curves are usually flat at bias voltages
below the one corresponding to full depletion of the N− epi-layer. The region of flat
C-V characteristic has to be taken into account when the diodes are driven by a large
voltage amplitude, which is normally the case of GaN diodes. As it turns out it is dif-
ficult to match such a C-V curve with Eq.6.7, where the flat C-V region is normally
underestimated compared with the sharp increasing portion of the C-V characteristics.
An example explaining the above discussion is shown in Fig.6.4. The proposed solu-
tion was to replace the SPICE equation with an exponential equation. If two exponential
sections are included in the equation, it is even easier to obtain a better fitting accuracy.
A two-port SDD device has to be used for the implementation of such a capacitor [86]; it
employs an intermediate variable to represent the derivative of voltage over time. Then
the current of the capacitor is expressed by the product of capacitance and this interme-
diate variable.
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Cj Tuning Based on Large-Signal Network Analyzer Characterization
For Schottky varactor diodes, Cj is the most critical component in the EC model. As has
been seen in chapter 5, the Cj derived from LSNA results differs from the values derived
from small signal S-parameters. The LSNA measurement, permitted to evaluate the
deviation of Cj under large signal conditions, a task that is otherwise rather complicated.
The obtained LSNA results also allow to tune Cj correspondingly in order to obtain a
model that matches better the measured characteristics.
Fig.6.5 shows an example of such an attempt. The large signal EC model has been built
based on the approach described above. The model was used under the same conditions
as those applied to the diode in a harmonic load-pull test. As expected from the analysis,
the large-signa performance predicted by S_VNA (simulation based on results by Small
signal Vector Network Analyzer) differs considerably from the one expected based on
measurement data. Since the power absorbed and stored by a capacitor is directly pro-
portional to the capacitance value, the higher absorbed power suggested by this model
indicates an over-estimated junction capacitance Cj .
By tuning the junction capacitance Cj , a new S_LSNA model was determined and found
to better match the large-signal measurement results. As shown in Fig.6.5 by the symbols
with dashed lines„ the results from this model match the measurement results for both
the absorbed and output power under large absorbed power conditions. For low absorbed
power levels, such as for example at -6 V bias, the simulation results from the S_LSNA
model lead to under-estimated characteristics of output power. This was suspected to
be caused by the exponential function used for describing the Cj-V curve, which leads
to relatively weak bias dependent C-V trends in the bias range < -6 V compared with
measurements. The above findings indicate that the S_LSNA model leads to a smaller
deviation from the real device characterization when the device is subjected to very large
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Figure 6.5: Pout(dBm) versus Pabsorbed(dBm). Symbols with solid lines: measured re-
sults(abbr. as M); symbols with dotted lines : simulation results with model extracted
from small-signal S-parameter(abbr. as S_VNA); symbols with dashed lines : simula-
tion results with model tuned towards LSNA(abbr. as S_LSNA); Solid symbols: 2nd
harmonic; Hollow symbols: fundamental harmonic.
high-frequency power levels. The Cj-V characteristic adjusted for this purpose is shown
in Fig.6.6 for comparison.
Summary of the modeling procedure
The modeling procedure using the large-signal EC model is reviewed in Fig.6.7. As
can be seen a key step is to find the right equation describing the bias dependence of
each component; this equation has then to be included into the circuit simulator. DC
and Small-signal measurements provide all necessary information for the large-signal
modeling. However, the model built in such a way relies very much on the bias range
of small-signal measurements. In principle, the resulting large-signal model can not
be used for predicting performance outside the measured bias range. For example, the
exponentially fitted Rs was valid for negative bias values, but not in the forward region,
where it predicts values much higher than in practice.
Overall, this procedure allowed to obtain a large-signal diode model for circuit design
and simulation. The bias range where the model is valid depends on the measurements.
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Figure 6.7: Flow chart of large-signal modeling for GaN Schottky diodes
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6.2 Frequency Doubler
The obtained large-signal models allow to evaluate the characteristics of diode-based
circuits. This section presents the characteristics of a 94 GHz frequency doubler based
on a single 10 µm diode.
The diagram in Fig.6.8 shows the configuration used for frequency doublers. Frequency
doublers need to separate input (fundamental) and output (second harmonic) signals by
filters. Ideally, the filter is placed at the input side and is designed to be transparent to the
fundamental signal but shorten out all other harmonics. The filter at the output side, on
the other hand, should allow only the second harmonic signal to be delivered to the load.
Matching networks at both input and output are also required for delivering maximum
power to the load.
Input
Matching
Network
DiodeZ0 Input
Filtering
Network
Output
Filtering
Network
Output
Matching
Network
ZL
Figure 6.8: Block diagram of a single diode frequency doubler
This diode was modeled and represented as shown in Fig.6.9, where all the parasitic
and intrinsic elements are included. The intrinsic elements were described in the way
presented in last section, and all parameters were list in separate “VAR”(= variable)
components.
VAR
VAR8
Rst1=0.7939 {t}
RsA1=5.3 {t}
Rs0=12.88 {t}
Eqn
VarVAR
VAR7
Rjt1=1.502429 {t}
RjA1=0 {t}
Rj0=4839.69 {t}
Eqn
VarVARVAR9
Cjt2=1.43268 {t} {o}
Cjt1=1.30227 {t} {o}
CjA2=0.000001 {t} {o}
CjA1=1.159 {t} {o}
C0=4.85 {t} {o}
Cj0=28.3 {t} {o}
Eqn
VarVARVAR5
Rj=Rj0-RjA1*exp((Vbias)/Rjt1)
Rs=Rs0+RsA1*exp((Vbias)/Rst1)
Cj=1E-15*(Cj0+CjA1*exp((_v1+C0)/Cjt1))
f_nom=1 GHz
Vbias=-3
dv_dt=_v2
Eqn
Var
L
L2
R=0.1 Ohm
L=54 pH {t} {o}
L
L1
R=0.1 Ohm
L=23 pH {t} {o}
SDD2P
SDD2P1
Cport[1]=
C[1]=
F[2,0]=-dv_dt
F[2,1]=_v1/f_nom
I[1,0]=Cj*f_nom*dv_dt
C
Cp1
C=3.54 fF {t} {o}
Port
P2
Num=2
Port
P1
Num=1
C
C2
C=16.382 fF {t} {o}
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Figure 6.9: Schematic of large-signal model of the 10 µm diode
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The filters had to be considered next. The filters can be realized by λ/4 stubs [37], as
shown in Fig.6.11. The input short stub “TL2” had a length λ/4 at 47 GHz, which is
equivalent to λ/2 at 94 GHz. It creates therefore a reflective short for currents at 94 GHz
without affecting currents at 47 GHz. The open stub “TL1” had also a length λ/4 at 47
GHz, behaving as reflective short for currents at 47 GHz. The stub acts as a λ/2 open
section at 94 GHz and does not consequently perturb the output signal.
The overall effects of these two stub filters can be understood as two “walls”, where
the “TL2” prevents the generated second harmonic from propagating towards the source
while the “TL1” prevents the fundamental signal from propagating towards load. For a
given substrate, the stub width and length are decided only by the frequency. Considering
a 254 µm (10 mil) substrate with a dielectric constant of 9.6 and an ideal conducting
metal, one finds for the stub dimensions using LineCalc in ADS a width of 274 µm and
length of 594 µm for the stub “TL1”, and a width of 352 µm and length of 557 µm
for “TL2”. The resulting S21 characteristics of the two stubs are shown in Fig.6.10. In
the absence of stubs the transmission characteristics resemble those of a high-pass filter
that allows both the fundamental and second harmonic to travel through all parts of the
circuit. When “TL1” alone is used (dash line), the signal at the fundamental frequency
of 47 GHz is prevented from going through (S21=0 at 47 GHz). On the other hand if one
has “TL2” alone (dot line), the second harmonic at 94 GHz is stopped from Propagating
(S21=0 at 94 GHz). The combination of the two stubs results in the solid curve that
illustrates the possibility of isolating (S21=0) the fundamental and harmonic frequency.
A study of the impact of substrate on the stub characteristics showed that an increase in
substrate thickness leads in sharper transition form stop to pass frequency.
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Figure 6.10: S21 of the diode and with the presence of stubs
The design of matching network was simplified due to the utilization of filters. The
doubler circuit can be considered as consisting of two separate equivalent circuits. One
included the diode and the output filter, and the other included the input filter and diode.
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Input matching was established by considering the former network , while output match-
ing was calculated based on the latter. Such a configuration allowed the load and source
impedance not to interact with each other during the design of the matching network.
The simulation performed at this stage allowed to find the optimum source and load
impedance providing maximum output power. Harmonic Balance (HB) and load-pull
techniques were used for this purpose. Since maximum output power is sought at the
second harmonic, load-pull was performed at this frequency. With both the input and
output matched, the ratio of second harmonic output power over fundamental source
power is defined to be the conversion efficiency. This was indexed by S2121 under the
large-signal S-parameter definition [80] as discussed in section 6.1. S2121 was shown to
be useful for the optimization of frequency doublers.
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Figure 6.11: Schematic of circuit setup used for combining harmonic balance and har-
monic load-pull for doubler design
A schematic of the doubler simulation approach used in this study is shown in Fig.6.11.
The HB simulation was set to include up to 5th order harmonic. The source and load
impedance were also set to respond up to 5th harmonic, while adjustment of their values
was possible at each harmonic independently. Under certain bias voltage and source
power level, the simulation was performed first with the source impedance defaulted to
50 Ω. This resulted in load-pull mapping in the impedance plane, and allowed to find
the maximum output power and corresponding load impedance. Moreover, the input
impedance (reflection coefficient ) at the fundamental frequency could also be obtained
for this specific load impedance. Maximum power delivery could be achieved at the input
after setting the source impedance to equal the conjugate of the input impedance. The
optimum source impedance, load impedance, as well as input and output power under
optimum impedance conditions could be obtained after two to three iterations.
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The results obtained in such a way are shown in Fig.6.12, where the diode was biased at
-10 V and the input power was swept up to a value allowing a maximum operation range
between -20 V and 0 V. The output power increased with input power monotonously but
the conversion loss indicated for the diode was found to approach saturation.
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Figure 6.12: Simulated results of the 10 µm diode biased at -10 V, input power swept
The resulting load-pull contour and time domain waveforms under the defined maximum
input are shown in Fig.6.13 and 6.14. This 10 µm diode biased at -10 V could absorb
an input power of 22.2 dBm (166 mW). An optimum load impedance of 14.46 − j8.57
was found from the load-pull impedance mapping contour, to allow a maximum output
power of 13.05 dBm (20.2 mW). The source impedance of 11.4+j56.79 assured delivery
of 22.2 dBm source power to the diode. The corresponding conversion efficiency was
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12.2%. The time domain waveforms were monitored to assure the diode operates well
in the determined range. Both voltage and current waves at the cathode side showed
frequency doubling compared with waves at the anode side.
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Figure 6.13: Simulation results of the single-diode doubler
A 16 µm GaAs diode with N− layer thickness of 650 nm and 7 × 1016cm−3 doping
has been found to convert an input power of 330 mW into 65 mW output with 19.7%
efficiency [37]. Taking the diameter difference into account, the 10 µm GaN diode un-
der study had shown better power handling capability permit anode area than the GaAs
diode. It’s worth noting that an extension of the operation range into the forward region
would further enhance the doubler performance.
6.3 Phase shifter MMIC
This section presents a phase shifter circuit based on GaN Schottky diodes. To the au-
thor’s knowledge, this is the first report on T-phase shifters using GaN-based Schottky
diode design.
High power amplifiers have been demonstrated with good performance at microwave and
millimeter-wave frequencies such as an output power of more than 1.7 W [27] and 3 W
[29] at W-band. As the performance of power amplifiers continues to be improved, other
components based on GaN have been the focus of intensive studies aiming in a fully
integrated solution. In light of this, one-bit 45◦ phase shifters based on GaN technology
have been investigated at X-band using HEMTs by permitting switching between two
states [87].
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Figure 6.14: Time domain voltage/current waves of at anode and cathode
GaN-based approaches offer the possibility of realizing robust components as necessary
for various applications. This study reported in this section presents the design, fabri-
cation and experimental characteristics of a 35 GHz Microwave Monolithic Integrated
Circuit (MMIC) analog phase shifter using GaN Schottky diodes to enable continuous
phase shifting rather than digital/bit operation normally possible by HEMTs. The phase
shifter design is based on the well known [88] “T” concept and includes integrated pas-
sive components for matching and biasing. The use of GaN technology permits the same
concept to be explored for robust applications that extend the power capability beyond
that offered by other technologies [89]. The experimentally obtained characteristics and
models from the discrete diodes reported in this thesis, were used for simulating the
phase shifter.
Diode Selection
The T-Phase Shifter topology used in this work is shown in Fig.6.15. Circuit operation
with optimum matching and phase shifting characteristics requires a shunt diode capac-
itance with a value which is twice that of the series capacitance element. An inductor is
also included in the shunt arm. The high-pass T-network considered here was analyzed
with the help of the equations below and the ADS software. This allowed the evaluation
of the resulting phase shift and impedance presented at each port.
The impedance of each branch is assumed to be Z1, Z2, Z3, while the impedances pre-
sented at port-1 and port-2 are ZP1, ZP2 respectively. The impedance of each branch of
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Figure 6.15: T-Phase shifter Circuit Configuration
the T-network can be expressed by the port impedance and the phase difference between
two ports (β), as shown by the equations below.
Z1 = −j ∗ (ZP1 ∗ cos(β)−
√
ZP1 ∗ ZP2)/ sin(β) (6.8)
Z2 = −j ∗ (ZP2 ∗ cos(β)−
√
ZP1 ∗ ZP2)/ sin(β) (6.9)
Z3 = −j ∗
√
ZP1 ∗ ZP2 ∗ sin(β) (6.10)
The diode specifications required for the T-phase shifter were defined by evaluating a
simplified T-network with the help of the above equations. In Fig.6.16, the left Y-axis
shows the phase shift versus capacitance. As the capacitance increases from 10 fF to
100 fF, the signal received at port-2 will have a leading phase from -165◦ to -70◦ with
almost linear bias dependent characteristics. This suggests that a 45◦ phase shift requires
a capacitance change of about 45 fF. Assuming a port impedance of 50 Ω , the required
shunt inductor can also be calculated and is plotted in the right Y-axis of Fig.6.16. The
corresponding variation of the inductance versus capacitance manifests that a capacitance
between 10 fF to 30 fF will lead to mismatch. A constant inductance value when the
capacitance is beyond 40 fF is thus of interest for designing a matched T-Phase shifter.
Considering the diode capacitance of various diode diameter sizes between 7.5 µm and
12.5 µm as redrawn in Fig.6.17 indicates that the diode diameter matching the require-
ment best is 12.5 µm, which corresponds to a capacitance variation from 45 fF to 100
fF.
The study allowed to determine a suitable geometry and capacitance providing the de-
sired 45◦ phase shift at 35 GHz. The diodes were characterized on-wafer with a VNA
up to 50 GHz and their equivalent circuit was extracted by numerical fitting after de-
embedding. This allowed to obtain information on the intrinsic elements, such as junc-
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Figure 6.16: Phase shift of the high-pass T-network and the corresponding inductance
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Figure 6.17: Extracted junction capacitance of the GaN Schottky diodes
118 6 Circuit applications of GaN Schottky diodes for Signal generation and Control
tion capacitance Cj and series resistance Rs. The extracted capacitance of different di-
ameter devices is shown in Fig.6.17.
Beyond a certain negative bias voltage, the capacitance changes only slightly with bias
voltage. This determines the minimum value of junction capacitance which corresponds
to maximum depletion of the N− layer. Larger diameter diodes led in general to a larger
difference between the minimum and maximum capacitance values. Capacitance ratios
up to 3:1 were possible. The absolute value of capacitance variation is of prime impor-
tance for the resulting circuit characteristics as will be discussed below. The breakdown
voltage of GaN-diodes of this type can exceed 40V permitting robust operation in the
presence of high power RF signals.
Diode Properties and Modeling
The Equivalent Circuit (EC) model of the 12.5 µm diode was extracted in the same way
as described earlier in section 6.1. The junction capacitance was fitted to an exponential
function of bias voltages in the form of 44.15 + 1.81 exp[(v + 4.85)/1.3] , which was
found to represent the diode characteristics better than the initially obtained results using
a SPICE model. The series and junction resistance of the diode were 12.5 Ω and 10 kΩ
respectively.
The high-frequency large signal characteristics of the diodes were measured to permit
an estimate of the T-Phase Shifter power handling performance. The voltage and current
on each node of the GaN diode were measured simultaneously with the help of the large
signal network analyzer (LSNA), which permitted characterization at 14 GHz with the
help of a power amplifier delivering up to 23 dBm at this frequency. The diode was
placed in series between a 50 Ω source and load and the insertion loss was measured
by sweeping the source power from 10 dBm to 21 dBm for various Schottky diode bias
values. As shown in Fig.6.18(a), the insertion loss for such a diode is ∼ 2.5 dB, and
remains very little influenced by the increased level of power incident to it. Fig.6.18(b)
shows that the resistive and reactive part of the diode impedance are also not significantly
affected when operated under large-signal conditions.
Phase Shifter Simulation
Having the diodes selected, the inductance needs to be adjusted in order to obtain low
insertion loss and good matching. A first pass circuit simulation with a lumped inductor
having ideal characteristics shows that an inductance of 0.4 nH would be appropriate.
Then several inductor layouts were simulated using Momentum, the electromagnetic
simulator of ADS. The resulted inductor design is shown in Fig.5. The target inductance
was achieved with a 1.5 turn spiral inductor where the outer turn length, line width and
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Figure 6.18: Measured single diode insertion loss and its impedance under large-signal
driven conditions
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Figure 6.19: Simulated results of GaN T-phase shifter performance based on experi-
mentally obtained characteristics of the Schottky diodes in the frequency range of 32
GHz to 38 GHz
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space are 130 µm, 15 µm and 10 µm. The inductance was found to be frequency depen-
dent, and varies from 0.36 nH at 35 GHz to 0.45 nH at 45 GHz. The estimated resistance
is about 10 Ω.
(a) schematic of inductor model
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Figure 6.20: Inductor layout used for the T-Phase shifter and simulation of the fre-
quency dependence of its effective equivalent circuit characteristics
The results obtained for the input reflection coefficient and transmission of the phase
shifter circuit are shown in Fig.6.19 as a function of frequency. The insertion loss (IL)
varies from 3 to 4.2 dB at 35 GHz over the entire T-Phase Shifter bias range of -6 V to
0 V. The insertion loss remains constant at higher frequencies but increases in the lower
frequency range. This is due to the high-pass nature of the circuit topology. The input
return loss varies from -9 to -15 dB. The phase difference for an input at 35 GHz can be
tuned from 98◦ to 52◦ with a bias voltage from -6 V to 0 V, resulting in a phase tuning of
45◦.
MMIC fabrication and measurements
Fig.6.21 shows the photograph of the realized phase shifter circuit, fabricated using the
developed technology described in chapter 3. The passive components were realized
in the same step as the interconnection lines, thus no additional fabrication step was
required for that.
The fabricated phase shifters were characterized by a VNA up to 50 GHz. The applied
bias voltage was varied from 0 V to -6 V with a 0.5 V step. As shown in Fig.6.22, the
maximum VSWR is ∼2:1 in the frequency range of 32 GHz to 38 GHz.The insertion
loss of the phase shifter varied between -6.5 dB and -8.5 dB depending on bias volt-
age. The increased insertion loss compared with the value expected based on discrete
diode characteristics was attributed to increased ohmic contact resistance of the fabri-
cated MMICs.
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Figure 6.21: Microscope photograph of the fabricated T-Phase shifter MMIC
The phase tuning range versus bias voltage is shown in Fig.6.23, where a phase shift at
0 V was used as reference. The experimentally achieved phase tuning range decreased
with frequency and was 45◦ at 32 GHz, 38◦ at 35 GHz and 33◦ at 38 GHz.
The insertion loss characteristics of the T-phase shifter were investigated next by con-
sidering the loss characteristics of the experimentally characterized discrete diodes. As
discussed earlier their minimum loss at 14 GHz was 2.5 dB accounting therefore for
almost the total loss of 7 dB at 35 GHz in the MMIC under study that had two diodes
connected in series. The remaining loss was attributed to the shunt connected diode.
Further improvement in insertion loss can be expected by epi-layer optimization and
processing.
Considering the large breakdown of wide bandgap semiconductor materials such as GaN
used here, one can develop more robust phase shifter modules than with materials such as
GaAs. The device simulation results discussed in chapter 2 showed a breakdown voltage
of more than 100 V versus less than 15 V for GaN and GaAs respectively using the same
device structure (i.e. 300 nm 1 × 1017cm−3 doped N− and 1 µm 3 × 1018cm−3 doped
N+ ). Even if the GaN breakdown voltages in practice only half the simulated value, the
power handling of GaN Schottky T-Phase shifters can be up to 10 dB higher than in case
of GaAs MMICs of the same topology.
With the equivalent circuit model of the designed phase shifter, large signal simulation
was performed using harmonic balance at 35 GHz. As shown in Fig.6.24, the input
return loss and insertion loss remain almost the same as in the small signal case for input
power levels up to 26 dBm for the selected diode size. The phase tuning range is also
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Figure 6.22: Measured phase shifter reflection and transmission characteristics
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Figure 6.23: Measured phase tuning range ∆φ vs. bias
not changing significantly but appears to be more affected than the return loss of the
reflection coefficient. The results are plotted here as a function of bias voltage applied to
the circuit for phase shifting and are presented up to bias voltages that lead in a combined
DC-HF amplitude not exceeding a large DC window that may extend from 0.3 V up to
-40 V. The obtained characteristics highlight the weak impact of input power on the T-
Phase shifter performance. This is expected to be less limiting in practice due to the
instantaneous in nature HF amplitude.
The small and large-signal characterized GaN Schottky diodes with a 12.5 µm diameter
were used for designing and fabricating an analog Phase-Shifter MMIC in T-configuration.
The circuit contained two series connected diodes and another diode in the shunt arm
which is connected to a spiral inductor for an operation frequency of 35 GHz. A phase
shift of 45◦ and insertion loss about 7 dB were obtained. The highly robust character-
istics shown by the results benefit from the superior breakdown voltage of GaN-based
technology and present an improvement of up to 10 dB in power handling compared with
similar circuits fabricated using traditional III-V technology.
6.4 Conclusion
Two circuit applications of the GaN Schottky diodes were presented in this chapter, based
on the developed diode large-signal model. After reviewing the methods of large-signal
modeling an equivalent circuit approach was employed for circuit design. Key aspects of
the diode large signal modeling were discussed in detail. A 10 µm diode has been evalu-
ated as single-diode frequency doubler at 94 GHz and the results showed the potential of
GaN Schottky diodes for signal generation by frequency multiplication. A phase shifter
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Figure 6.24: Simulated large signal characteristics of the designed phase shifter
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MMIC was designed, fabricated and tested. The design procedure was discussed to re-
veal how the phase shifter features are correlated with the diode capacitance and thus the
way of selecting the appropriate diode geometry and characteristics. Simulation results
based on large-signal modeling were presented and measurement results confirmed the
validity of the design.
7 Conclusions and future work
This thesis focused on GaN-based Schottky varactor diodes for signal generation and
control. Several aspects of this topic were covered, including theoretical design and
simulation, fabrication technologies, characterization approaches and circuit applica-
tions. Conclusions were drawn for each aspect and suggestions for future work are also
given.
7.1 Theoretical prediction
Conclusions
A comprehensive study was carried out both analytically and numerically to evaluate
the high power handling potential of GaN Schottky diodes. The diode analysis was
based on the assumption of a constant doping epi-layer, the C-V characteristics of which
correspond to the inverse square power function of voltage. This assumption simplifies
the study and allows to calculate the power handling capability, losses and nonlinearity
with the help of rather simple equations. The obtained equations can also be used to
define the diode specifications for given power handling requirement.
Simulations based on a commercially available semiconductor device software were per-
formed to evaluate the perspectives of GaN Schottky diodes. These included static,
small-signal AC and transient analysis. Important material parameters and physical mod-
els were described in detail and used for the prediction of diode performance. The tem-
perature dependence of the parameters and models were utilized to evaluate the diode
performance at elevated temperature by iso-thermal simulation. The breakdown volt-
age, I-V, C-V and power characteristics resulting from transient analysis were obtained.
These results were presented in the same way that the GaAs-based diode features are
described and allowed demonstration of the advantages of GaN-based diodes in terms of
power handling.
Future work
The simulation studies suggest that certain advantages can be expected by employing
diode structures other than those with constant doping described in the study. Future
127
128 7 Conclusions and future work
designs could have exponentially doped carrier-distance from the surface profiles or em-
ploy heterojunctions. Both these types are expected to provide rich nonlinearity and
signal conversion efficiency due to their strong C-V nonlinearity.
Thermal-electrical simulation is more attractive than iso-thermal simulation for estimat-
ing the diode performance under operation conditions. Given the fact that such a diode
often operates under strong self-heating, thermal dissipation is an important factor to be
considered in studies of this type.
The simulations performed above were based on theoretical material properties. By way
of an example, the mobility used was obtained from Monte-Carlo simulation results. The
experimentally realized GaN Schottky diodes behave far from the simulated ideal case.
Proper physical models accounting for these non-ideal effects would be beneficial for
matching the experimental results, hence providing results close to realistic device per-
formance. As an example, phonon assistant tunneling was found to account for the leak-
age in practical Schottky diodes [90]. The modeled equations have been implemented in
Silvaco and allowed to represent the leakage current close to the characteristics observed
in practice.
Device co-simulation with a nonlinear circuit simulator is also of interest. The device
simulation discussed earlier lacks the capability of predicting the diode performance in
a circuit with embedded RF impedances. Using a nonlinear circuit simulator to evaluate
the impact of embedded networks, which is normally done in the frequency domain, the
voltage and current presented at the diode can be found. The diode can then be simulated
in the time domain by the obtained stimulus. Such a co-simulation framework has been
demonstrated by an in-house CAD software [91].
7.2 Fabrication technologies
Conclusions
Three different technology approaches were explored and demonstrated to be successful
for GaN Schottky diodes and MMIC fabrication. The realized low resistivity Ohmic
contacts, evaporation based Pt Schottky contacts, as well as access interconnects for
high-frequency characterization allowed the realization of good quality GaN diodes for
characterization and analysis.In particular, the obtained Ohmic contact resistivity was
3× 10−6 Ω · cm2, which allows the diode to operate in high-frequency with low loss; the
barrier height achieved by evaporated Pt contacts was∼ 1 eV, which would be beneficial
for an extended capacitance modulation range; the realized access interconnect bridge
allowed to contact the diodes in a satisfactory way despite the 2 µm height difference
between the anode and the substrate. The above deployments can be easily employed for
the realization of other GaN device types.
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Future work
Future technology work should include further improvement of the Schottky contact
quality and demonstration of novel epi-structures. Good Schottky quality in terms of
high barrier height, low leakage currents are key features for successful use of Schottky
diodes in circuits and thus it’s worth attempting to obtain better characteristics. These
may be based on the use of other high work function metals, electroplating of Schottky
metal, atomic layer deposition (ALD) of Schottky metal and advanced surface treatment
prior to metal deposition.
The experiments performed in this study were mainly based on epitaxially grown lay-
ers on Sapphire substrates. Better performance is expected from diodes fabricated on
a homoepitaxial GaN wafer due to its good crystal quality. However, GaN substrates
necessary for homoepitaxial purposes are normally highly conductive. Fabrication of ac-
cess interconnection lines suitable for high-frequency measurement on such a conductive
substrate is challenging. One possible approach would be to utilize a Coplanar Waveg-
uide lines deposited on the SiO2 dielectric layer[92]. A first attempt was made in this
direction and reported by the author[93].
7.3 Characterization approaches
Conclusions
The characterization studies made in this thesis includes both small-signal and large-
signal approaches. The measured small-signal S-parameters were used to extract in-
formation of the intrinsic diode characteristics. This was possible using a well defined
procedure which involves de-embedding of the parasitics followed by obtaining the in-
trinsic elements Cj , Rs and Rj . Rs by optimization. Rs was found to be significantly bias
dependent, which is a special feature of GaN diodes.
On-wafer large-signal measurements based on Large-Signal Network Analyzer (LSNA)
were used for the first time to study the varactor diode characteristics. The obtained
results allowed understanding of the large-signal operation of the diodes, which would
otherwise not have been possible with other approaches.
Future work
A key step in Cj extraction from small-signal S-parameters is the assumption of an in-
verse square power function of voltage i.e. grading factor of 0.5 in Eq.4.5, for its repre-
sentation. In order o extend the use of this procedure it is necessary to evaluate such a
grading factor for other structures such as for example, Schottkys on AlGaN/GaN het-
erojunction and exponentially doped structures. This implies that the application of the
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reported procedure is limited to constant doping structures while other constraints have
to overcome and applied in case of heterostrucutres and exponential doping profiles.
For the direct application of LSNA in characterizing a single diode as frequency doubler,
integrated filters would be beneficial for allowing input and output signal isolation. For
wafers on Sapphire substrate, Coplanar Waveguide stubs are preferred for easy ground-
ing. Such a configuration would ease the behavior modeling of the diode chip and lead
to a faster evaluation of diode performance for frequency doubling.
7.4 Circuit applications
Conclusions
The potential of GaN Schottky diodes for frequency doublers has been demonstrated by
circuit simulation, which was performed based on the developed large-signal model. A
phase shifter MMIC was also simulated based also on the same large-signal model, and
experimentally evaluated. The modeling and circuit design methodologies demonstrated
in this study indicate the feasibility of achieving circuits operating at higher frequency
and high power levels.
Future work
MMICs such as the ones discussed in this study require strip metal lines and other lumped
or distributed passive components. The development of Electro-Magnetic (EM) simula-
tion tools allows to predict the characteristics of such components with better accuracy.
This can help improving the predictions of passive component prediction leading to per-
formance that matches better the predicted characteristics. Integrated filters and match-
ing circuits for the doubler studied in this thesis and spiral inductor used in the phase
shifter can profit from such studies. 3D interconnects, metal-dielectric stacks for realiza-
tions on conductive substrates could be other aspects of future studies.
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